Memory bus

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by ClueBot NG (talk | contribs) at 10:05, 24 November 2014 (Reverting possible vandalism by 79.47.9.67 to version by Frosty. False positive? Report it. Thanks, ClueBot NG. (2039139) (Bot)). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

The memory bus is the computer bus which connects the main memory to the memory controller in computer systems. Originally, general-purpose buses like VMEbus and the S-100 bus were used, but to reduce latency, modern memory buses are designed to connect directly to DRAM chips, and thus are designed by chip standards bodies such as JEDEC. Examples are the various generations of SDRAM, and serial point-to-point buses like SLDRAM and RDRAM. An exception is the Fully Buffered DIMM which, despite being carefully designed to minimize the effect, has been criticized for its higher latency.