Language for Instruction Set Architecture
| Designed by | Vojin Zivojnovic, Stefan Pees, version 1.0 |
|---|---|
| First appeared | 1997, last revised 2007 |
| Website | https://www.ice.rwth-aachen.de/research/tools-projects/closed-projects/lisa |
| Dialects | |
| LISA 2.0, LISA+ | |
LISA (Language for Instruction Set Architectures) is a language to describe the instruction set architecture of a processor. LISA captures the information required to generate software tools (compiler, assembler, instruction set simulator, ...) and implementation hardware (in VHDL or Verilog) of a given processor.
LISA has been used to re-implement the hardware of existing processor cores, keeping the binary compatibility with the legacy version, as all software tools did already exist and legacy compiled software images could be executed on the newly created hardware. Another application has been to generate the ISS (instruction set simulator) for RISC processors such the ARM architecture ISSes.
LISA' is not focused on the modeling of other on-chip components around the processor core itself, such as peripherals, hardware accelerators, buses and memories; Other languages such as SystemC can be used for these.
The language has not been yet[as of?] standardised by IEEE or ISO and is currently owned by RWTH Aachen University, in Germany.
History
[edit]LISA was initially developed at Institute for Integrated Signal Processing Systems (ISS) Aachen, belonging to RWTH Aachen University, in Germany. The current official version from RWTH Aachen is LISA 2.0. The language is still in evolution to cover research on processors, including Reconfigurable computing (in LISA 3.0), multi-core, parallel programming.
One noticeable branch called LISA+ has been created for handling the modeling of peripherals such as interrupt controllers, timers, etc.[1]
See also
[edit]References
[edit] | This article includes a list of general references, but it lacks sufficient corresponding inline citations. (April 2009) |
Papers
[edit]- V. Zivojnovic, S. Pees, Ch. Schläger, H. Meyr, LISA bridges gaps in high-tech languages, Electronic Engineering Times, Oct 7, 1996
- [2] V. Zivojnovic, S. Pees, H. Meyr, LISA – machine description language and generic machine model for HW/SW co-design, Proceedings of the IEEE Workshop on VLSI Signal Processing (San Francisco), Oct. 1996
- A. Chattopadhyay, H. Meyr and R. Leupers: LISA: A Uniform ADL for Embedded Processor Modeling, Implementation and Software Toolsuite Generation appearing in P. Mishra, N. Dutt, Processor Description Languages, Volume 1, Morgan Kaufmann, 2008. ISBN 978-0123742872
Books
[edit]- A. Hoffmann, H. Meyr, R. Leupers: Architecture Exploration for Embedded Processors with LISA, Springer, 2010. ISBN 978-1441953346
- O. Wahlen: C Compiler Aided Design of Application-specific Instruction-set Processors Using the Machine Description Language LISA (Berichte Aus Der Electrotechnik), Shaker Verlag GmbH, Germany (August 13, 2004). ISBN 3-8322-3035-1
External links
[edit]- LISA project page at RWTH Aachen, Germany
- Processor Designer is a tool sold by Synopsys to create processors from LISA 2.0 descriptions