Jump to content

MIPS-X

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by 86.6.114.235 (talk) at 09:07, 20 June 2016 (Correct misconceptions about the HSC instruction; Correct details about MPEG decoding.). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

MIPS-X is a microprocessor and instruction set architecture developed as a follow-on project to the MIPS architecture at Stanford University by the same team that developed MIPS. The project, supported by the Defense Advanced Research Projects Agency, started in 1984, and its final form was described in a set of papers released in 1986–87. Unlike its older cousin, MIPS-X was never commercialized as a workstation CPU, and has mainly been seen in embedded designs based on chips designed by Integrated Information Technology for use in digital video applications.

MIPS-X, while designed by the same team and architecturally very similar, is not instruction-set compatible with the mainline MIPS R-series processors. The processor is obscure enough that (as of November 20, 2005) support for it is provided only by specialist developers (such as Green Hills Software), and is notably missing from GCC.

MIPS-X has become important among DVD player firmware hackers, since many DVD players (especially low-end devices) use chips based on the IIT design[clarification needed] (and produced by ESS Technology) as their central processor. Devices such as the ESS VideoDrive SoC also include a DSP (co-processor) for decoding MPEG audio and video streams.

The Programmer's Manual describes the hsc instruction [halt and spontaneously combust]. This instruction is executed when a protection violation is detected, but is only present in the -NSA variant of the processor.[1] On other platforms, this type of instruction is known as Halt and Catch Fire.

References

  1. ^ hsc instruction, MIPS-X Instruction Set and Programmer's Manual, p. 65.