|This article does not cite any references or sources. (December 2009)|
In an ideal synchronous circuit, every change in the logical levels of its storage components is simultaneous. These transitions follow the level of change of a special signal called as the clock. Ideally, the input to each storage element has reached its final value before the next clock occurs, so the behaviour of the whole circuit can be predicted exactly. Practically, some delay is required for each logical operation, resulting in a maximum speed at which each synchronous system can run.
To make these circuits work correctly, a great deal of care is needed in the design of the Clock Distribution Networks. Static timing analysis is often used to determine the maximum safe operating speed.
|This electronics-related article is a stub. You can help Wikipedia by expanding it.|