This article is part of WikiProject Electronics, an attempt to provide a standard approach to writing articles about electronics on Wikipedia. If you would like to participate, you can choose to edit the article attached to this page, or visit the project page, where you can join the project and see a list of open tasks. Leave messages at the project talk page
There is some false information about behavioral synthesis and high level synthesis here. These are NOT the same. Also, the terms behavioral and high level refer to the *abstraction level* not to the *language* used to write the model, which is totally different. For instance it is possible to write both TLM and RTL models using SystemC, TLM ones are NOT synthesizable. —Preceding unsigned comment added by 126.96.36.199 (talk) 21:42, 3 February 2009 (UTC)
Xilinx ISE synthesis software proposed for deletion!