Verilog: Revision history


For any version listed below, click on its date to view it. For more help, see Help:Page history and Help:Edit summary. (cur) = difference from current version, (prev) = difference from preceding version, m = minor edit, → = section edit, ← = automatic edit summary

(newest | oldest) View (newer 50 | ) (20 | 50 | 100 | 250 | 500)

3 April 2024

31 March 2024

27 March 2024

24 January 2024

19 January 2024

10 January 2024

25 November 2023

24 November 2023

18 November 2023

12 November 2023

7 September 2023

5 September 2023

26 July 2023

25 June 2023

8 June 2023

11 April 2023

15 March 2023

23 February 2023

9 February 2023

24 January 2023

13 October 2022

10 June 2022

3 December 2021

5 May 2021

30 April 2021

26 April 2021

8 April 2021

26 March 2021

22 March 2021

  • curprev 19:4419:44, 22 March 2021Jwdietrich2 talk contribs 32,382 bytes +79 Verilog is heavily influenced by Pascal and ADA (see https://www.physi.uni-heidelberg.de/~angelov/VHDL/VHDL_SS09_Teil10.pdf and https://books.google.de/books?id=6aVJAAAAQBAJ&hl=de&source=gbs_navlinks_s for reference) undo

20 February 2021

26 January 2021

21 December 2020

4 December 2020

28 October 2020

27 October 2020

(newest | oldest) View (newer 50 | ) (20 | 50 | 100 | 250 | 500)