IMPLY gate

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by Nettings (talk | contribs) at 10:10, 23 February 2020 (BOLDLY deleted unhelpful reference to highly theoretical implementation with obviously incorrect schematic). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

INPUT
A   B
OUTPUT
A → B
0 0 1
0 1 1
1 0 0
1 1 1

The IMPLY gate is a digital logic gate that implements a logical conditional.

Symbols

There are two symbols for IMPLY gates: the traditional symbol and the IEEE symbol. For more information see Logic Gate Symbols.

Traditional IMPLY Symbol IEEE IMPLY Symbol

The logic symbol → can be used to denote IMPLY in algebraic expressions.


See also

References