Jump to content

Active State Power Management

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by Afree10 (talk | contribs) at 02:00, 6 January 2017 (Same as above, but for a different PHY link to the same page.). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Active State Power Management (ASPM) is a power management protocol used to manage PCI Express-based (PCIe) serial link devices as links become less active over time. It is normally used on laptops and other mobile Internet devices to extend battery life.

As serial-based PCIe bus devices, such as IEEE1394 (FireWire), become less active, it is possible for the computer's power management system to take the opportunity to reduce overall power consumption by placing the link PHY into a low-power mode and instructing other devices on the link to follow suit. This is usually managed by the operating system's power management software or through the BIOS, thus different settings can be configured for laptop battery mode versus running from the battery charger. Low power mode is often achieved by reducing or even stopping the serial bus clock as well as possibly powering down the PHY device itself.

While ASPM brings a reduction in power consumption, it can also result in increased latency as the serial bus needs to be 'woken up' from low-power mode, possibly reconfigured and the host-to-device link re-established. This is known as ASPM exit latency and takes up valuable time which can be annoying to the end user if it is too obvious when it occurs. This may be acceptable for mobile computing, however, when battery life is critical.

Currently, two low power modes are specified by the PCIe 2.0 specification; L0s and L1 mode. The first mode concerns setting low power mode for one direction of the serial link only, usually downstream of the PHY controller. The second mode, L1, is bidirectional and results in greater power reductions though with the penalty of greater exit latency.

See also

  • "PCI Express Specifications". PCI-SIG.
  • "ASPM Optionality (affecting PCIe Base Specification Revision 2.1)" (PDF). PCI-SIG. 2009-06-19. Retrieved 2016-07-16.