This section contains content that is written like an advertisement. (August 2015) (Learn how and when to remove this template message)
|Industry||Semiconductor intellectual property core|
|Headquarters||San Jose, California|
|Chris Rowen, Jack Guedj|
|Products||Microprocessors, Hifi audio, DSP cores|
Tensilica is known for its customizable Xtensa configurable processor microprocessor core. Other products include: HiFi audio/voice DSPs with a software library of over 225 codecs from Cadence and over 100 software partners; Vision DSPs that handle complex algorithms in imaging, video, computer vision, and neural networks; and ConnX family of baseband DSPs ranging from the dual-MAC ConnX D2 to the 64-MAC ConnX BBE64EP.
Tensilica was founded in 1997 by Chris Rowen (one of the founders of MIPS Technologies). It employed Earl Killian, who contributed to the MIPS architecture, as director of architecture. On March 11, 2013, Cadence Design Systems announced its intent to buy Tensilica for approximately $380 million in cash. Cadence completed the acquisition in April 2013, with a cash outlay at closing of approximately $326 million.
Cadence Tensilica products
Cadence Tensilica develops SIP blocks to be included on the chip (IC) designs of products of their licensees, such as system on a chip for embedded systems. Tensilica processors are delivered as synthesizable RTL for easy integration into chip designs.
Xtensa configurable cores
Xtensa processors range from small, low-power cache-less microcontroller to high-performance 16-way SIMD processors, 3-issue VLIW DSP cores, or 1 TMAC/sec neural network processors. All Cadence standard DSPs are based on the Xtensa architecture. The Xtensa architecture offers a user-customizable instruction set through automated customization tools that can extend the Xtensa base instruction set, including SIMD instructions, new register files.
Xtensa instruction set
The Xtensa instruction set is a 32-bit architecture with a compact 16- and 24-bit instruction set. The base instruction set has 80 RISC instructions and includes a 32-bit ALU, up to 64 general-purpose 32-bit registers, and six special-purpose registers.
HiFi audio and voice DSP IP
- HiFi Mini Audio DSP — A small low power DSP core for voice triggering and voice recognition
- HiFi 2 Audio DSP — DSP core for low power MP3 audio processing
- HiFi EP Audio DSP — A superset of HiFi 2 with optimizations for DTS Master Audio, voice pre- and post-processing, and cache management
- HiFi 3 Audio DSP — 32-bit DSP for audio enhancement algorithms, wideband voice codecs, and multi-channel audio
- HiFi 3z Audio DSP — For lower-powered audio, wideband voice codecs, and neural-network-based speech recognition.
- HiFi 4 DSP - Higher performance DSP for applications such as multi-channel object-based audio standards.
- Vision P5 DSP.
- Vision P6 DSP, with 4X the peak performance of the Vision P5 DSP.
- Vision C5 DSP, for neural network computational tasks.
Microsoft HoloLens uses special custom-designed TSMC-fabricated 28nm coprocessor that has 24 Tensilica DSP cores. It has around 65 million logic gates, 8 MB of SRAM, and an additional layer of 1 GB of low-power DDR3 RAM.
Spreadtrum licensed the HiFi DSP for smartphones.
VIA Technologies uses a HiFi DSP in an SoC for set top box, tablets, and mobile devices.
Realtek standardized on the HiFi Audio DSP for mobile and PC products.
- In 1997 Tensilica was founded by Chris Rowen.
- In 2002 Tensilica released support for flexible length instruction encodings, known as FLIX.
- In 2013 Cadence Design Systems acquired Tensilica.
- "S-1 Supercomputer Alumni". Retrieved 2019-02-22.
Most recently he was chief architect at Tensilica working on configurable/extensible processors.
- "Cadence to Acquire Tensilica."
- Source: http://ip.cadence.com/news/432/330/Cadence-Reports-First-Quarter-2013-Financial-Results-and-Completes-Acquisition-of-Tensilica
- "Everything You Wanted to Know About AMD TrueAudio". Maximum PC. 2013-10-08. Archived from the original on July 11, 2014. Retrieved 2014-07-06.