Jump to content

Turion 64

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by Greyhound64 (talk | contribs) at 13:41, 11 August 2005 (→‎Lancaster (90 nm SOI)). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Turion 64 is AMD's 64-bit mobile processor, intended to compete with Intel's Pentium M. It is compatible with AMD's Socket 754 and is equipped with 512 or 1024 KB of L2 cache, a 64-bit single channel on-die memory controller, and an 800MHz HyperTransport bus. A new socket for Turion 64 and other mobile AMD processors, known as Socket S, will arrive in 2006.

Cores

Lancaster (90 nm SOI)

  • L1 cache: 64 + 64 KB (data + instructions)
  • L2 cache: 512 or 1024 KB, fullspeed
  • MMX, Extended 3DNow!, SSE, SSE2, SSE3, AMD64, Power Now!, NX Bit
  • Socket 754, HyperTransport (800 MHz, HT800)
  • VCore: 1.00V - 1.45V
  • Power consumption (TDP): 25/35 Watt max
  • First release: March 10, 2005
  • Clock rate: 1600, 1800, 2000, 2200 MHz
    • 25W TDP:
      • MT-30: 1600 MHz (1024 KB L2-Cache)
      • MT-32: 1800 MHz (512 KB L2-Cache)
      • MT-34: 1800 MHz (1024 KB L2-Cache)
    • 35W TDP:
      • ML-28: 1600 MHz (512 KB L2-Cache)
      • ML-30: 1600 MHz (1024 KB L2-Cache)
      • ML-32: 1800 MHz (512 KB L2-Cache)
      • ML-34: 1800 MHz (1024 KB L2-Cache)
      • ML-37: 2000 MHz (1024 KB L2-Cache)
      • ML-40: 2200 MHz (1024 KB L2-Cache)

See also

References

External links

Non-computing definitions

  • Turion is also a winter bud of water vegetation.