From Wikipedia, the free encyclopedia
Jump to navigation Jump to search
AMD K5 PR166 Front.jpg
An AMD K5 PR166 microprocessor
General information
LaunchedMarch 27, 1996 (SSA/5)
October 7, 1996 (5k86)
Max. CPU clock rate75 MHz to 133 MHz
FSB speeds50 MHz to 66 MHz
L1 cache8 KB + 16 KB
(data + instructions)
Architecture and classification
Instruction setIA-32/x86
Physical specifications
  • 1
Products, models, variants
  • SSA/5 Series
  • 5k86 Series

The K5 is AMD's first x86 processor to be developed entirely in-house. Introduced in March 1996, its primary competition was Intel's Pentium microprocessor. The K5 was an ambitious design, closer to a Pentium Pro than a Pentium regarding technical solutions and internal architecture. However, the final product was closer to the Pentium regarding performance, although faster clock-for-clock compared to the Pentium.

Technical details[edit]

K5 core diagram

The K5 was based upon an internal highly parallel Am29000 RISC processor architecture with an x86 decoding front-end.[1] The K5 offered good x86 compatibility and the in-house-developed test suite proved invaluable on later projects. All models had 4.3 million transistors, with five integer units that could process instructions out of order and one floating-point unit. The branch target buffer was four times the size of the Pentium's and register renaming helped overcome register dependencies.[2] The chip's speculative execution of instructions reduced pipeline stalls. It had a 16 KB four-way set-associative instruction cache and an 8 KB data cache. The floating-point divide and square-root microcode were mechanically proven.[3][4] The floating-point transcendental instructions were implemented in hardware and were faithful to true mathematical results for all operands.[5]


The K5 project represented an early chance for AMD to take technical leadership from Intel. Although the chip addressed the right design concepts, the actual engineering implementation had its issues. The low clock rates were, in part, due to AMD's limitations as a "cutting edge" manufacturing company at the time, and in part due to the design itself, which had many levels of logic for the process technology of the day, hampering clock scaling. Additionally, while the K5's floating-point performance was regarded as superior to that of the Cyrix 6x86[clarification needed], it was slower than that of the Pentium, although while offering more reliable transcendental function results. Because it was late to market and did not meet performance expectations, the K5 never gained the acceptance among large computer manufacturers that the earlier Am486 and later AMD K6 enjoyed.


CPU features table


There were two revisions of the K5 architecture, internally called the SSA/5 and the 5k86, both released with the K5 label. The original set of "SSA/5" CPUs had its branch prediction unit disabled and additional internal waitstates added; these issues were remedied with the "5k86", resulting in up to 30% better performance clock for clock.[6][7] The "SSA/5" line ran from 75 to 100 MHz; the "5k86" line ran from 90 to 133 MHz. However, AMD used what it called a PR rating, or performance rating, to label the chips according to their suggested equivalence in integer performance to a Pentium of that clock speed. Thus, a 116 MHz chip from the second line was marketed as the "K5 PR166". Manufacturing delays caused the PR200's arrival to nearly align with the release of K6. Since AMD did not want the two chips competing, the K5-PR200 only arrived in small numbers.


AMD 5K86-P90 (SSA/5)
AMD K5 PR75 (SSA/5) die shot
  • Sold as 5K86 P75 to P100, later as K5 PR75 to PR100
  • 4.3 million transistors in 500 or 350 nm
  • L1-Cache: 8 + 16 KB (data + instructions)
  • Socket 5 and Socket 7
  • VCore: 3.52 V
  • Front side bus: 50 (PR75), 60 (PR90), 66 MHz (PR100)
  • First release: March 27, 1996
  • Clockrate: 75, 90, 100 MHz


AMD K5 PR150 (5k86) die shot
  • Sold as K5 PR120 to PR166; later PR200
  • 4.3 million transistors in 350 nm
  • L1-Cache: 8 + 16 KB (data + instructions)
  • Socket 5 and Socket 7
  • VCore: 3.52 V
  • Front side bus: 60 (PR120/150), 66 MHz
  • First release: October 7, 1996
  • Clockrate: 90 (PR120), 100 (PR133), 105 (PR150), 116.6 (PR166), 133 MHz (PR200)

See also[edit]


  1. ^
  2. ^[bare URL PDF]
  3. ^ J. Strother Moore, Thomas W. Lynch, Matt Kaufmann, "A Mechanically Checked Proof of the AMD5K86TM Floating-Point Division Program", IEEE Transactions on Computers, Volume 47 Issue 9, September 1998. Pages 913–926. IEEE Computer Society Washington, DC, USA.
  4. ^ David M. Russinoff, "A Mechanically Checked Proof of Correctness of the AMD K5 Floating Point Square Root Microcode", Formal Methods in System Design archive, Volume 14 Issue 1, January 1999. Pages 75–125. Kluwer Academic Publishers Hingham, MA, USA.
  5. ^ T. Lynch, A. Ahmed, M. Schulte, T. Callaway, R. Tisdale "K5 Transcendental Functions", Proceedings of the 12th Symposium on Computer Arithmetic. 19–21 July 1995. Pages 163–170. IEEE Computer Society Washington, DC, USA.
  6. ^ "Archived copy". Archived from the original on 26 July 2017. Retrieved 12 January 2022.{{cite web}}: CS1 maint: archived copy as title (link)
  7. ^

Further reading[edit]

External links[edit]