Resistive random-access memory
|Computer memory types|
|Early stage NVRAM|
Resistive random-access memory (RRAM or ReRAM) is a non-volatile memory type under development by a number of different companies, some of which have patented versions of ReRAM. The technology bears some similarities to CBRAM and phase change memory.
In February 2012 Rambus bought a ReRAM company called Unity Semiconductor for $35 million. Panasonic launched a ReRAM evaluation kit in May 2012, based on a tantalum oxide 1T1R (1 transistor - 1 resistor) memory cell architecture.
In 2013, Crossbar introduced a prototype of RRAM as a chip about the size of a postage stamp that can store 1 TB of data. According to an August 2013 interview with Crossbar, the large-scale production of their RRAM chips is scheduled for 2015.
Different forms of ReRAM have been disclosed, based on different dielectric materials, spanning from perovskites to transition metal oxides to chalcogenides. Even silicon dioxide has been shown to exhibit resistive switching as early as 1967, and has recently been revisited.
Leon Chua, who is considered to be the father of non-linear circuit theory, has argued that all 2-terminal non-volatile memory devices including ReRAM should be considered memristors. Stan Williams of HP Labs has also argued that all ReRAM should be considered to be a memristor. These claims, however, seem not to be justified given that the memristor theory in itself is open to question. There is an ongoing discussion whether or not redox-based resistively switching elements (ReRAM) are covered by the current memristor theory.
The basic idea is that a dielectric, which is normally insulating, can be made to conduct through a filament or conduction path formed after application of a sufficiently high voltage. The conduction path formation can arise from different mechanisms, including defects, metal migration, etc. Once the filament is formed, it may be reset (broken, resulting in high resistance) or set (re-formed, resulting in lower resistance) by an appropriately applied voltage. Recent data suggest that many current paths, rather than a single filament, are probably involved.
A memory cell can be produced from the basic switching element in three different ways. In the simplest approach, the single memory element can be used as a basic memory cell, and inserted into a configuration in which parallel bitlines are crossed by perpendicular wordlines with the switching material placed between wordline and bitline at every cross-point. This configuration is called a cross-point cell. Since this architecture can lead to a large "sneak" parasitic current flowing through non selected memory cells via neighboring cells, the cross-point array may have a very slow read access. A selection element can be added to improve the situation, but this selection element consumes extra voltage and power. A series connection of a diode in every cross-point allows to reverse bias, zero bias, or at least partial bias non selected cells, leading to negligible sneak currents. This can be arranged in a similar compact manner as the basic cross-point cell. Finally a transistor device (ideally a MOS Transistor) can be added which makes the selection of a cell very easy and therefore gives the best random access time, but comes at the price of increased area consumption.
For random access type memories, a transistor type architecture is preferred while the cross-point architecture and the diode architecture open the path toward stacking memory layers on top of each other and therefore are ideally suited for mass storage devices. The switching mechanism itself can be classified in different dimensions. First there are effects where the polarity between switching from the low to the high resistance level (reset operation) is reversed compared to the switching between the high and the low resistance level (set operation). These effects are called bipolar switching effects. On the contrary, there are also unipolar switching effects where both set and reset operations require the same polarity, but different voltage magnitude.
Another way to distinguish switching effects is based on the localization of the low resistive path. Many resistive switching effects show a filamentary behavior, where only one or a few very narrow low resistive paths exist in the low resistive state. In contrast, also homogenous switching of the whole area can be observed. Both effects can occur either throughout the entire distance between the electrodes or happen only in proximity to one of the electrodes. Filamentary and homogenous switching effects can be distinguished by measuring the area dependence of the low resistance state.
Material systems for resistive memory cells
A large number of inorganic and organic material systems showing thermal or ionic resistive switching effects have been demonstrated in the literature. These can be grouped into the following categories:
- phase change chalcogenides like Ge2Sb2Te5 or AgInSbTe
- binary transition metal oxides like NiO or TiO2
- perovskites like Sr(Zr)TiO3 or PCMO
- solid-state electrolytes like GeS, GeSe, SiOx or Cu2S
- organic charge transfer complexes like CuTCNQ
- organic donor–acceptor systems like Al AIDCN
- various molecular systems
Papers at the IEDM Conference in 2007 suggested for the first time that ReRAM exhibits lower programming currents than PRAM or MRAM without sacrificing programming performance, retention or endurance. On April 30, 2008 HP announced that they had discovered the memristor, originally envisioned as a missing 4th fundamental circuit element by Leon Chua in 1971. On July 8 they announced they would begin prototyping ReRAM using their memristors. At IEDM 2008, the highest performance ReRAM technology to date was demonstrated by ITRI, showing switching times less than 10 ns and currents less than 30 microamps. At IEDM 2010, ITRI also broke the speed record, showing <0.3 ns switching time, while also showing process and operation improvements to allow yield up to 100%. Also, IMEC presented several updates of their ReRAM program at the 2012 Symposia on VLSI Technology and Circuits, including a solution with a 500nA operating current.
ReRAM has the potential to become the front runner among other non-volatile memories. Compared to PRAM, ReRAM operates at a faster timescale (switching time can be less than 10 ns), while compared to MRAM, it has a simpler, smaller cell structure (less than 8F² MIM stack). There is a type of vertical 1D1R (one diode, one resistive switching device) integration used for crossbar memory structure to reduce the unit cell size to 4F² (F is the feature dimension). Compared to flash memory and racetrack memory, a lower voltage is sufficient and hence it can be used in low power applications.
ITRI has recently shown that ReRAM is scalable below 30 nm. The motion of oxygen atoms is a key phenomenon for oxide-based ReRAM; one study has indicated that oxygen motion may take place in regions as small as 2 nm. It is believed that if a filament is responsible, it would not exhibit direct scaling with cell size. Instead, the current compliance limit (set by an outside resistor, for example) could define the current-carrying capacity of the filament.
A significant hurdle to realizing the potential of ReRAM is the sneak path problem which occurs in larger passive arrays. In 2010, complementary resistive switching (CRS) was introduced as a possible solution to the interference from sneak-path currents. In the CRS approach, the information storing states are pairs of high and low resistance states (HRS/LRS and LRS/HRS) so that the overall resistance is always high, allowing for larger passive crossbar arrays.
A drawback to the initial CRS solution is the high requirement for switching endurance caused by conventional destructive readout based on current measurements. A new approach for a nondestructive readout based on capacity measurement potentially lowers the requirements for both material endurance and power consumption. Bi-layer structure is used to produce the nonlinearity in LRS to avoid the sneak path problem. Single layer device exhibiting a strong nonlinear conduction in LRS has been recently reported. Another bi-layer structure is introduced for bipolar ReRAM to improve the HRS and stability of the memory endurance performance.
- U.S. Patent 6,531,371
- U.S. Patent 7,292,469
- U.S. Patent 6,867,996
- U.S. Patent 7,157,750
- U.S. Patent 7,067,865
- U.S. Patent 6,946,702
- U.S. Patent 6,870,755
- Mellor, Chris (7 February 2012), Rambus drops $35m for Unity Semiconductor
- "the new microcontrollers with on-chip non-volatile memory ReRAM" (Press release). Panasonic. May 15, 2012. Retrieved May 16, 2012.
- "Next-gen storage wars: In the battle of RRAM vs 3D NAND flash, all of us are winners" (Press release). PC World. August 9, 2013. Retrieved January 28, 2014.
- D. R. Lamb and P. C. Rundle, "A non-filamentary switching action in thermally grown silicon dioxide films", Br. J. Appl. Phys. 18, 29-32 (1967)
- I.-S. Park et al., Jap. J. Appl. Phys. vol. 46, pp. 2172-2174 (2007).
- A. Mehonic et al., J. Appl. Phys. 111, 074507 (2012)
- Chua, L. O. (2011), "Resistance switching memories are memristors", Applied Physics A 102 (4): 765–783, doi:10.1007/s00339-011-6264-9
- Mellor, Chris (10 October 2011), "HP and Hynix to produce the memristor goods by 2013", The Register, retrieved 2012-03-07
- Meuffels, P.; Soni, R. (2012), "Fundamental Issues and Problems in the Realization of Memristors", arXiv, arXiv:1207.7319, Bibcode:2012arXiv1207.7319M
- Di Ventra, Massimiliano; Pershin, Yuriy V. (2013). "On the physical properties of memristive, memcapacitive and meminductive systems". Nanotechnology 24 (25). arXiv:1302.7063. Bibcode:2013Nanot..24y5201D. doi:10.1088/0957-4484/24/25/255201.
- Valov, I.; Linn, E.; Tappertzhofen, S.; Schmelzer, S.; van den Hurk, J.; Lentz, F.; Waser, R. (2013). "Nanobatteries in redox-based resistive switches require extension of memristor theory". Nature Communications 4: 1771. doi:10.1038/ncomms2784. PMID 23612312.
- D. Lee et al., "Resistance switching of copper doped MoOx films for nonvolatile memory applications", Appl. Phys. Lett. 90, 122104 (2007)
- See, for example, K. Tsunoda et al., IEDM Tech. Dig., 767-770 (2007).
- EETimes.com - Memristors ready for prime time
- H-Y. Lee et al., IEDM 2008.
- H-Y. Lee et al., IEDM 2010.
- L. Goux et al., 2012 Symp. on VLSI Tech. Dig. of Tech. Papers, 159 (2012).
- Yang Zhang et al 2013 J. Phys. D: Appl. Phys. 46 145101
- Y.-S. Chen et al., IEDM 2009.
- New Non-Volatile Memory Workshop 2008, Hsinchu, Taiwan.
- C. Cen et al., Nat. Mat. vol. 7, 298-302 (2008).
- I. G. Baek et al.,IEDM 2004.
- C-Y. Lin et al., J. Electrochem. Soc., 154, G189-G192 (2007).
- Linn E et al., "Complementary Resistive Switches for Passive Nanocrossbar Memories", Nat. Mater. 9 403-6
- S Tappertzhofen et al 2011 Nanotechnology 22 395203
- JJ Yang et al, Appl. Phys. Lett. 100, 113501 (2012)
- A Mehonic et al, Nanotechnology 23, 455201 (2012)
- Y. Zhang et al 2011 Journal of Electronic Materials 41 2880 (2012)