Network interface controller: Difference between revisions
→Purpose: An example |
No edit summary |
||
Line 30: | Line 30: | ||
| manuf3 = [[Broadcom]] |
| manuf3 = [[Broadcom]] |
||
| manuf4 = [[3Com]] |
| manuf4 = [[3Com]] |
||
| manuf5 = [[QLogic]] |
|||
}} |
}} |
||
Revision as of 00:18, 24 January 2015
This article needs additional citations for verification. (March 2011) |
![]() | |
Connects to | Motherboard via one of:
Network via one of: |
---|---|
Speeds | 10 Mbit/s 100 Mbit/s 1 Gbit/s 10 Gbit/s up to 160 Gbit/s |
Common manufacturers | Intel Realtek Broadcom 3Com QLogic |
A network interface controller (NIC, also known as a network interface card, network adapter, LAN adapter, and by similar terms) is a computer hardware component that connects a computer to a computer network.[1]
Early network interface controllers were commonly implemented on expansion cards that plugged into a computer bus. The low cost and ubiquity of the Ethernet standard means that most newer computers have a network interface built into the motherboard.
Purpose
![](http://upload.wikimedia.org/wikipedia/commons/thumb/2/29/ISA_TokenRing_NIC.jpg/330px-ISA_TokenRing_NIC.jpg)
The network controller implements the electronic circuitry required to communicate using a specific physical layer and data link layer standard such as Ethernet, Wi-Fi or Token Ring. This provides a base for a full network protocol stack, allowing communication among small groups of computers on the same local area network (LAN) and large-scale network communications through routable protocols, such as Internet Protocol (IP).
Although other network technologies exist, IEEE 802 networks including the Ethernet variants have achieved near-ubiquity since the mid-1990s.
The NIC allows computers to communicate over a computer network, either by using cables or wirelessly. The NIC is both a physical layer and data link layer device, as it provides physical access to a networking medium and, for IEEE 802 and similar networks, provides a low-level addressing system through the use of MAC addresses that are uniquely assigned to network interfaces.
Implementation
![](http://upload.wikimedia.org/wikipedia/commons/thumb/6/6c/ForeRunnerLE_25_ATM_Network_Interface_%281%29.jpg/220px-ForeRunnerLE_25_ATM_Network_Interface_%281%29.jpg)
Whereas network controllers used to operate on expansion cards that plugged into a computer bus, the low cost and ubiquity of the Ethernet standard means that most new computers have a network interface built into the motherboard. Newer server motherboards may even have dual network interfaces built-in. The Ethernet capabilities are either integrated into the motherboard chipset or implemented via a low-cost dedicated Ethernet chip, connected through the PCI (or the newer PCI Express) bus. A separate network card is not required unless additional interfaces are needed or some other type of network is used.
The NIC may use one or more of two techniques to indicate the availability of packets to transfer:
- Polling is where the CPU examines the status of the peripheral under program control;
- Interrupt-driven I/O is where the peripheral alerts the CPU that it is ready to transfer data;
and may use one or more of two techniques to transfer packet data:
- Programmed input/output is where the CPU moves the data to or from the designated peripheral to memory;
- Direct memory access is where an intelligent peripheral assumes control of the system bus to access memory directly. This removes load from the CPU but requires more logic on the card. In addition, a packet buffer on the NIC may not be required and latency can be reduced.
An Ethernet network controller typically has an 8P8C socket where the network cable is connected. Older NICs also supplied BNC, or AUI connections. A few LEDs inform the user of whether the network is active, and whether or not data transmission occurs. Ethernet network controllers typically support 10 Mbit/s Ethernet, 100 Mbit/s Ethernet, and 1000 Mbit/s Ethernet varieties. Such controllers are designated 10/100/1000 - this means they can support a notional maximum transfer rate of 10, 100 or 1000 Megabits per second.
Performance and advanced functionality
![](http://upload.wikimedia.org/wikipedia/commons/thumb/2/24/An_Intel_82574L_Gigabit_Ethernet_NIC%2C_PCI_Express_x1_card.jpg/220px-An_Intel_82574L_Gigabit_Ethernet_NIC%2C_PCI_Express_x1_card.jpg)
Multiqueue NICs provide multiple transmit and receive queues, allowing packets received by the NIC to be assigned to one of its receive queues. Each receive queue is assigned to a separate interrupt; by routing each of those interrupts to different CPUs/cores, processing of the interrupt requests triggered by the network traffic received by a single NIC can be distributed among multiple cores. This brings additional performance improvements in interrupt handling; routing of the interrupts can be performed automatically or through manual configuration of IRQ affinity. Usually, a NIC distributes incoming traffic between the receive queues using a hash function.[3][4]
Above described hardware-based distribution of the interrupts is referred to as receive-side scaling (RSS). Purely software implementations also exist, such as the receive packet steering (RPS) and receive flow steering (RFS).
With multiqueue NICs, additional performance improvements can be achieved by distributing outgoing traffic among different transmit queues. By assigning different transmit queues to different CPUs/cores, various operating system's internal contentions can be avoided; this approach is usually referred to as transmit packet steering (XPS).[3]
Some products feature NIC partitioning (NPAR), which divides a single 10 Gigabit Ethernet NIC into multiple discrete virtual NICs with dedicated bandwidth, presented to the firmware and operating system as separate PCI device functions.[5]
Some NICs offer integrated field-programmable gate arrays (FPGAs) for user-programmable processing of network traffic before it reaches the host computer, allowing for significantly reduced latencies in time-sensitive workloads. Some companies, like Solarflare with its open-source OpenOnload network stack which runs on Linux, offer even complete low-latency TCP/IP stacks running on integrated FPGAs in combination with userspace libraries that intercept networking operations usually performed by the operating system's kernel; such an approach is usually referred to as user-level networking.[6][7][8]
See also
References
- ^ Posey, Brien M. (2006). "Networking Basics: Part 1 - Networking Hardware". Windowsnetworking.com. TechGenix Ltd. Retrieved 2012-06-09.
- ^ "Intel 82574 Gigabit Ethernet Controller Family Datasheet" (PDF). Intel. June 2014. p. 1. Retrieved November 16, 2014.
- ^ a b Tom Herbert; Willem de Bruijn (May 9, 2014). "Linux kernel documentation: Documentation/networking/scaling.txt". kernel.org. Retrieved November 16, 2014.
- ^ "Intel Ethernet Controller i210 Family Product Brief" (PDF). Intel. 2012. Retrieved November 16, 2014.
- ^ "Enhancing Scalability Through Network Interface Card Partitioning" (PDF). Dell. April 2011. Retrieved 2014-05-12.
- ^ Timothy Prickett Morgan (2012-02-08). "Solarflare turns network adapters into servers: When a CPU just isn't fast enough". The Register. Retrieved 2014-05-08.
{{cite web}}
: Italic or bold markup not allowed in:|publisher=
(help) - ^ "OpenOnload". openonload.org. 2013-12-03. Retrieved 2014-05-08.
- ^ Steve Pope; David Riddoch (2008-03-21). "OpenOnload: A user-level network stack" (PDF). openonload.org. Retrieved 2014-05-08.