This article needs additional citations for verification. (September 2015) (Learn how and when to remove this template message)
|Pin configuration||drain, gate, source|
The Junction Gate Field Effect Transistor (JFET) is one of the simplest types of field-effect transistor. JFETs are three-terminal semiconductor devices that can be used as electronically-controlled switches or resistors, or to build amplifiers.
Unlike bipolar junction transistors, JFETs are exclusively voltage-controlled in that they do not need a biasing current. Electric charge flows through a semiconducting channel between source and drain terminals. By applying a reverse bias voltage to a gate terminal, the channel is "pinched", so that the electric current is impeded or switched off completely. A JFET is usually ON when there is no voltage between its gate and source terminals. If a potential difference of the proper polarity is applied between its gate and source terminals, the JFET will be more resistive to current flow, which means less current would flow in the channel between the source and drain terminals. JFETs are sometimes referred to as depletion-mode devices as they rely on the principle of a depletion region which is devoid of majority charge carriers; and the depletion region has to be closed to enable current to flow.
JFETs can have an n-type or p-type channel. In the n-type, if the voltage applied to the gate is negative with respect to the source, the current will be reduced (similarly in the p-type, if the voltage applied to the gate is positive with respect to the source). A JFET has a large input impedance (sometimes on the order of 1010 ohms), which means that it has a negligible effect on external components or circuits connected to its gate.
A succession of FET-like devices was patented by Julius Lilienfeld in the 1920s and 1930s. However, materials science and fabrication technology would require decades of advances before FETs could actually be manufactured.
JFET was first patented by Heinrich Welker in 1945. During 1940s, researchers John Bardeen, Walter Houser Brattain, and William Shockley were trying to build a FET, but failed in their repeated attempts. They discovered the point-contact transistor in the course of trying to diagnose the reasons for their failures. Following Shockley's theoretical treatment on JFET in 1952, a working practical JFET was made in 1953 by George F. Dacey and Ian M. Ross. Japanese engineers Jun-ichi Nishizawa and Y. Watanabe applied for a patent for a similar device in 1950 termed Static induction transistor (SIT). The SIT is a type of JFET with a short channel length.
Generations of Technology
Third Generation SiC JFETs were launched in 2018. Third generation JFETs were characterized with on-resistance for devices from below 9 milliohms for their 1200 V devices and below 7 milliohms for 650 V versions.
Fourth Generation JFETs were first introduced in 2020 as the technology continued to advance. The most advanced of the SiC power circuits combines a SiC JFET with a low voltage Si MOSFET as a ‘cascode’ in a single package, to a ‘SiC FET’, combining the speed and efficiency of WBG technology with the easy gate drive of an Si MOSFET. Fourth Generation SiC FETs deliver improved Figures of Merit performance with reduced on-resistance per unit area, and low intrinsic capacitance.
The JFET is a long channel of semiconductor material, doped to contain an abundance of positive charge carriers or holes (p-type), or of negative carriers or electrons (n-type). Ohmic contacts at each end form the source (S) and the drain (D). A pn-junction is formed on one or both sides of the channel, or surrounding it using a region with doping opposite to that of the channel, and biased using an ohmic gate contact (G).
JFET operation can be compared to that of a garden hose. The flow of water through a hose can be controlled by squeezing it to reduce the cross section and the flow of electric charge through a JFET is controlled by constricting the current-carrying channel. The current also depends on the electric field between source and drain (analogous to the difference in pressure on either end of the hose). This current dependency is not supported by the characteristics shown in the diagram above a certain applied voltage. This is the saturation region, and the JFET is normally operated in this constant-current region where device current is virtually unaffected by drain-source voltage. The JFET shares this constant-current characteristic with junction transistors and with thermionic tube (valve) tetrodes and pentodes.
Constriction of the conducting channel is accomplished using the field effect: a voltage between the gate and the source is applied to reverse bias the gate-source pn-junction, thereby widening the depletion layer of this junction (see top figure), encroaching upon the conducting channel and restricting its cross-sectional area. The depletion layer is so-called because it is depleted of mobile carriers and so is electrically non-conducting for practical purposes.
When the depletion layer spans the width of the conduction channel, pinch-off is achieved and drain-to-source conduction stops. Pinch-off occurs at a particular reverse bias (VGS) of the gate-source junction. The pinch-off voltage (Vp) (also known as threshold voltage or cut-off voltage) varies considerably, even among devices of the same type. For example, VGS(off) for the Temic J202 device varies from −0.8 V to −4 V. Typical values vary from −0.3 V to −10 V. (Confusingly, the term pinch-off voltage is also used to refer to the VDS value that separates the linear and saturation regions.)
To switch off an n-channel device requires a negative gate-source voltage (VGS). Conversely, to switch off a p-channel device requires positive VGS.
In normal operation, the electric field developed by the gate blocks source-drain conduction to some extent.
Some JFET devices are symmetrical with respect to the source and drain.
The JFET gate is sometimes drawn in the middle of the channel (instead of at the drain or source electrode as in these examples). This symmetry suggests that "drain" and "source" are interchangeable, so the symbol should be used only for those JFETs where they are indeed interchangeable.
The symbol may be drawn inside a circle (representing the envelope of a discrete device) if the enclosure is important to circuit function, such as dual matched components in the same package.
In every case the arrow head shows the polarity of the P-N junction formed between the channel and the gate. As with an ordinary diode, the arrow points from P to N, the direction of conventional current when forward-biased. An English mnemonic is that the arrow of an N-channel device "points in".
Comparison with other transistors
At room temperature, JFET gate current (the reverse leakage of the gate-to-channel junction) is comparable to that of a MOSFET (which has insulating oxide between gate and channel), but much less than the base current of a bipolar junction transistor. The JFET has higher gain (transconductance) than the MOSFET, as well as lower flicker noise, and is therefore used in some low-noise, high input-impedance op-amps.
Linear ohmic region
The current in N-JFET due to a small voltage VDS (that is, in the linear or ohmic or triode region) is given by treating the channel as a rectangular bar of material of electrical conductivity :
- ID = drain–source current
- b = channel thickness for a given gate voltage
- W = channel width
- L = channel length
- q = electron charge = 1.6 x 10−19 C
- μn = electron mobility
- Nd = n-type doping (donor) concentration.
- VP = pinch-off voltage.
Then the drain current in the linear region can be approximated as:
In terms of , the drain current can be expressed as:
Constant current region
- IDSS is the saturation current at zero gate–source voltage, i.e. the maximum current which can flow through the FET from drain to source at any (permissible) drain-to-source voltage (see, e. g., the I-V characteristics diagram above).
In the saturation region, the JFET drain current is most significantly affected by the gate–source voltage and barely affected by the drain–source voltage.
If the channel doping is uniform, such that the depletion region thickness will grow in proportion to the square root of the absolute value of the gate–source voltage, then the channel thickness b can be expressed in terms of the zero-bias channel thickness a as:
- VP is the pinch-off voltage, the gate–source voltage at which the channel thickness goes to zero
- a is the channel thickness at zero gate–source voltage.
- Hall, John. "Discrete JFET" (PDF). linearsystems.com.
- Grundmann, Marius (2010). The Physics of Semiconductors. Springer-Verlag. ISBN 978-3-642-13884-3.
- Junction Field-Effect Devices, Semiconductor Devices for Power Conditioning, 1982
- For a discussion of JFET structure and operation, see for example D. Chattopadhyay (2006). "§13.2 Junction field-effect transistor (JFET)". Electronics (fundamentals and applications). New Age International. pp. 269 ff. ISBN 978-8122417807.
- "Junction Field Effect Transistor (JFET)" (PDF). ETEE3212 Lecture Notes.
value of vGS .. for which the channel is completely depleted .. is called the threshold, or pinch-off, voltage and occurs at vGS=VGS(OFF). .. This linear region of operation is called ohmic (or sometimes triode) .. .. Beyond the knee of the ohmic region, the curves become essentially flat in the active (or saturation) region of operation.
- Sedra, Adel S.; Smith, Kenneth C. "5.11 THE JUNCTION FIELD-EFFECT TRANSISTOR (JFET)" (PDF). Microelectronic Circuits.
At this value of vGS the channel is completely depleted .. For JFETs the threshold voltage is called the pinch-off voltage and is denoted VP.
- Horowitz, Paul; Hill, Winfield (1989). The art of electronics (2nd ed.). Cambridge [England]: Cambridge University Press. p. 120. ISBN 0-521-37095-7. OCLC 19125711.
For JFETs the gate-source voltage at which drain current approaches zero is called the "gate-source cutoff voltage," VGS(OFF), or the "pinch-off voltage," VP .. For enhancement-mode MOSFETs the analogous quantity is the "threshold voltage"
- Mehta, V. K.; Mehta, Rohit (2008). "19 Field Effect Transistors" (PDF). Principles of electronics (11th ed.). S. Chand. pp. 513–514. ISBN 8121924502. OCLC 741256429.
Pinch off Voltage (VP). It is the minimum drain-source voltage at which the drain current essentially becomes constant. .. Gate-source cut off voltage VGS (off). It is the gate-source voltage where the channel is completely cut off and the drain current becomes zero.
- U.A.Bakshi; A.P.Godse (2008). Electronics Engineering. Technical Publications. p. 10. ISBN 978-81-8431-503-5.
Do not confuse cutoff with pinch off. The pinch-off voltage VP is the value of the VDS at which the drain current reaches a constant value for a given value of VGS. .. The cutoff voltage VGS(off) is the value of VGS at which the drain current is 0.
- J201 data sheet
- "A4.11 Envelope or Enclosure". ANSI Y32.2-1975 (PDF).
The envelope or enclosure symbol may be omitted from a symbol referencing this paragraph, where confusion would not result
- "What is the Ohmic Region of a FET Transistor". www.learningaboutelectronics.com. Retrieved 2020-12-13.
ohmic region ... also called the linear region
- Balbir Kumar and Shail B. Jain (2013). Electronic Devices and Circuits. PHI Learning Pvt. Ltd. pp. 342–345. ISBN 9788120348448.
- "Junction Field Effect Transistor". Electronics Tutorials.
Saturation or Active Region
- Scholberg, Kate (2017-03-23). "What is the meaning of "pinch-off region"?".
The "pinch-off region" (or "saturation region") refers to operation of a FET with more than a few volts.
- Kirt Blattenberger RF Cafe. "JFETS: How They Work, How to Use Them, May 1969 Radio-Electronics". Retrieved 2021-01-04.
yfs - Small-signal, common-source, forward transadmittance (sometimes called gfs-transconductance)