Jump to content

List of instruction sets

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by 83.255.38.101 (talk) at 16:47, 12 January 2010 (Zilog: chronological). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

A list of Instruction sets

AMD

Analog Devices

ARM

  • ARM ARM Software Development Toolkit Reference Manual, Advanced RISC Machines Ltd [2]
  • ARMv1
  • ARMv2
  • ARMv3
  • ARMv4
  • ARMv5
    • Extensions
  • ARMv6
  • ARMv7
    • Extensions
      • Thumb-2
      • NEON - media acceleration technology [8]
      • VFPv3

Atmel

DEC

Hewlett-Packard

  • FOCUS
  • HP 3000 "Classic" CISC
  • PA-RISC
    • PA-RISC 1.0
    • PA-RISC 1.1
      • MAX-1 SIMD extensions
    • PA-RISC 2.0
      • MAX-2 SIMD extensions
  • Itanium (A joint development with Intel Corporation)

Hitachi

  • SuperH, RISC [11] [12] [13]
    • SH-1 (56 instructions)
    • SH-2 (62 instructions)
    • SH-2 DSP (154 instructions)
    • SH-3 (68 instructions)
    • SH-3 DSP (160 instructions)
    • SH-4 (91 instructions) [14]
    • SH-5
  • SH64, [15]
  • H8
    • H8/300 (57 instructions) RISC like [16]
    • H8/500 (63 instructions) [17]
    • H8S/2000
    • HD6309 [18]

IBM

Intel

  • 8021 (66 Instructions) [19]
  • 8022 (73 Instructions) [20]
  • MCS-41 (8041) (87 Instructions) [21]
  • MCS-48 (8048) (93 Instructions) [22]
  • MCS-80 (8080) (111 Instructions) [23]
  • 8085 (113 Instructions) [24]
  • Intel i860 [25][26]
  • i960
  • IA-64, [27]
  • x86, See: x86 instruction listings
    • IA-32 (i386, Pentium, Athlon)
    • x86-64 (64-bit superset of IA-32)
    • Extensions [28]
      • FPU (x87) - Floating Point Unit (FPU) instructions
      • MMX - MMX SIMD instructions
      • MMX Extended - extended MMX SIMD instructions
      • SSE - Streaming SIMD Extensions (SSE) instructions (70 instructions)
      • SSE2 - Streaming SIMD Extensions 2 instructions (144 new instructions)
      • SSE3 - Streaming SIMD Extensions 3 instructions (13 new instructions)
      • SSSE3 - Supplemental Streaming SIMD Extensions (16 instructions)
      • SSE4.1 - Streaming SIMD Extensions 4, Penryn subset (47 instructions)
      • SSE4.2 - Streaming SIMD Extensions 4, Nehalem subset (7 instructions)
      • SSE4 - All Streaming SIMD Extensions 4 instructions (both SSE4.1 and SSE4.2)
      • SSE4a - Streaming SIMD Extensions 4a (AMD)
      • SSE5 - Streaming SIMD Extensions 5 (170 instructions)
      • XSAVE - XSAVE instructions
      • AVX - Advanced Vector Extensions instructions
      • FMA - Fused Multiply-Add instructions
      • AES - Advanced Encryption Standard instructions
      • CLMUL, PCLMULQDQ - PCLMULQDQ instruction
      • 3DNow! - 3DNow! instructions (21 instructions)
      • 3DNow! Extended - extended 3DNow! instructions (5 instructions)
      • Cyrix - Cyrix-specific instructions
      • AMD - AMD-specific instructions (older than K6)
      • SMM - System Management Mode instructions
      • Protected - Protected mode only instructions
      • Privileged - Privileged instructions
      • SVM - Secure Virtual Machine instructions
      • PadLock - VIA PadLock instructions
      • EM64T - Intel EM64T or better instructions (not necessarily 64-bit only)

Infineon

Lattice Semiconductor

Motorola

Microchip Technology


MIPS

  • MIPS
    • MIPS I
    • MIPS II
    • MIPS III
    • MIPS IV [42]
    • MIPS V
    • MIPS16
    • MIPS32
    • MIPS64
    • MDMX

Mitsubishi


National Semiconductor

Renesas

Sun Microsystems

Texas Instruments

Xilinx


Zilog

Other

See also

References

  1. ^ The Am2900 Family Data Book, by AMD
  2. ^ Evaluating and Programming the 29K RISC Family, AMD
  3. ^ ARM Thumb
  4. ^ ARM DSP
  5. ^ ARM Thumb-2
  6. ^ ARM TrustZone
  7. ^ ARM SIMD
  8. ^ ARM - NEON media acceleration technology
  9. ^ AVR
  10. ^ "AVR32 Architecture Document", Atmel.
  11. ^ SH-Microcomputer User's Manual (Renesas)
  12. ^ SuperH (SH) 64-Bit RISC Series (SuperH).
  13. ^ http://www.renesas.com/fmwk.jsp?cnt=sh_cpu_child.htm&fp=/products/mpumcu/superh_family/child_folder/&title=Architecture
  14. ^ SH-4 32-bit CPU Core Architecture
  15. ^ SuperH 64 bit RISC Series Architecture Manual (SuperH, Inc.)
  16. ^ H8/300
  17. ^ H8/500 Series Programming Manual (Hitachi M21T001)
  18. ^ Instruction set reference for 6809/6309 (PDF) By Chris Lomont
  19. ^ 8021
  20. ^ 8022
  21. ^ 8041
  22. ^ 8048
  23. ^ 8080a
  24. ^ 8085a
  25. ^ i860 Microprocessor Programmer's Reference Manual or i860 Microprocessor Architecture
  26. ^ i860 Microprocessor Datasheet
  27. ^ IA-64 Architecture Handbook
  28. ^ Yasm User Manual - Execution Modes and Extensions, Chapter 18. x86 Architecture
  29. ^ "Infineon C166 and Instruction Set Manual", Infineon
  30. ^ "Infineon C500 Architecture and Instruction Set", Infineon
  31. ^ [1]
  32. ^ 6800 MICROPROCESSOR Instruction Set Summary (April 1985)
  33. ^ 6801/68701 Single-Chip MICROCOMPUTER Instruction Set Summary (April 1985)
  34. ^ 6805 MICROPROCESSOR Instruction Set Summary (April 1985)
  35. ^ 6809 MICROPROCESSOR Instruction Set Summary (April 1985)
  36. ^ http://www.textfiles.com/programming/CARDS/68000
  37. ^ http://www.textfiles.com/programming/CARDS/68010
  38. ^ DSP56800 Family Manual
  39. ^ Section 29. Instruction Set
  40. ^ a b c Instruction set: PIC
  41. ^ dsPIC30F Programmer’s Reference Manual
  42. ^ MIPS IV Instruction set
  43. ^ D10V Architecture: A VLIW Microprocessor for Multimedia Applications (Mitsubishi Electric Corp.)
  44. ^ D30V Architecture: A VLIW Microprocessor for Multimedia Applications (Mitsubishi Electric Corp.
  45. ^ a b NSC800 MICROPROCESSOR Instruction Set Summary (April 1985) Cite error: The named reference "NS16032" was defined multiple times with different content (see the help page).
  46. ^ NS32016 MICROPROCESSOR Instruction Set Summary (July 1985)
  47. ^ NS32032 MICROPROCESSOR Instruction Set Summary (July 1985)
  48. ^ Renesas M16C
  49. ^ Renesas M32C
  50. ^ Renease M32R
  51. ^ The Sparc Architecture Manual
  52. ^ 9900 MICROPROCESSOR Instruction Set Summary
  53. ^ 9940 MICROPROCESSOR Instruction Set Summary
  54. ^ 9980 MICROPROCESSOR Instruction Set Summary
  55. ^ MSP430 User's Manual, document slau049d, Texas Instrument, Inc
  56. ^ "Xilinx UG129 PicoBlaze 8-bit Embedded Microcontroller User Guide, Chapter 3, PicoBlaze Instruction Set", Xilinx
  57. ^ Z80 MICROPROCESSOR Instruction Set Summary (April 1985)
  58. ^ Z8601/02/03/11/12/13 Single-Chip MICROCOMPUTER Instruction Set Summary (April 1985)
  59. ^ Z8001/Z8002 MICROPROCESSOR Instruction Set Summary
  60. ^ 2650 MICROPROCESSOR Instruction Set Summary
  61. ^ 6502 MICROPROCESSOR Instruction Set Summary
  62. ^ CDP1802 COSMAC Microprocessor Instruction Set Summary (April 1985)
  63. ^ "XMOS XS1 Instruction Set Architecture"
  64. ^ ARC Programmers Reference Manual, ARC International
  65. ^ INMOS Transputer
  66. ^ SP-0256 - Speech processor
  67. ^ Raptor-16
  68. ^ MMIX
  69. ^ NEC V850 Family 32-/16-Bit single-Chip Microcontroller Architecture Manual from NEC. Ltd
  70. ^ Xtensa Instruction Set Architecture (ISA) Reference Manual.
  71. ^ Sailer, Philip M.; Kaeli, David R.. The DLX Instruction Set Architecture Handbook. Morgan Kaufmann. ISBN 1-55860-371-9.
  72. ^ "The Clipper processor: instruction set architecture and implementation"