Scorpion (processor)

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by 2001:e68:5424:29e3:1078:6943:7618:b5c6 (talk) at 17:24, 6 September 2014. The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Scorpion
General information
Launched2012?
Designed byQualcomm
Common manufacturer(s)
Cache
L1 cache16 KiB/16 KiB
L2 cache1 MiB or 2 MiB
Architecture and classification
Instruction setARMv7
Physical specifications
Cores
  • 1 or 2

Scorpion is a central processing unit (CPU) core designed by Qualcomm for use in their Snapdragon mobile systems on chips (SoC's). It is based on the ARMv7 instruction set and designed in-house, but has many architectural similarities with the ARM Cortex-A8 and Cortex-A9 CPU cores.

Overview

  • 10/12 stage integer pipeline with 2-way decode, 3-way out-of-order speculatively issued superscalar execution[1]
  • Pipelined VFPv3[2] and 128-bit wide NEON (SIMD)
  • 3 execution ports
  • 32 KB + 32 KB L1 cache
  • 256 KB (single-core) or 512 KB (dual-core) L2 cache
  • Single or dual-core configuration
  • 2.1 DMIPS/MHz
  • 65/28 nm process

See also

References

  1. ^ http://rtcgroup.com/arm/2007/presentations/253%20-%20ARM_DevCon_2007_Snapdragon_FINAL_20071004.pdf
  2. ^ Brian Klug; Anand Lal Shimpi (February 21, 2012). "Qualcomm Snapdragon S4 (Krait) Performance Preview - 1.5 GHz MSM8960 MDP and Adreno 225 Benchmarks". Anandtech. Retrieved 2013-07-28.