Jump to content

ARM11

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by AnomieBOT (talk | contribs) at 22:44, 22 November 2016 (Dating maintenance tags: {{By whom}}). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

ARM11
General information
Designed byARM Holdings
Architecture and classification
MicroarchitectureARM11
Instruction setARM (32-bit), Thumb (16-bit) (optional), Thumb-2 (optional)

ARM11 is a group of 32-bit RISC ARM processor cores licensed by ARM Holdings.

Overview

Announced
Year Core
2002 ARM1136J(F)-S
2003 ARM1156T2(F)-S
2003 ARM1176JZ(F)-S
2005 ARM11MPCore

The ARM11 microarchitecture (announced 29 April 2002) introduced the ARMv6 architectural additions which had been announced in October 2001. These include SIMD media instructions, multiprocessor support and a new cache architecture. The implementation included a significantly improved instruction processing pipeline, compared to previous ARM9 or ARM10 families, and is used in smartphones from Apple, Nokia, and others. The initial ARM11 core (ARM1136) was released to licensees in October 2002.

The ARM11 family are currently the only ARMv6-architecture cores. There are, however, ARMv6-M cores (Cortex-M0 and Cortex-M1), addressing microcontroller applications;[1] ARM11 cores target more demanding applications.

Differences from ARM9

In terms of instruction set, ARM11 builds on the preceding ARM9 generation. It incorporates all ARM926EJ-S features and adds the ARMv6 instructions for media support (SIMD) and accelerating IRQ response.

Microarchitecture improvements in ARM11 cores[2] include:

  • SIMD instructions which can double MPEG-4 and audio digital signal processing algorithm speed
  • Cache is physically addressed, solving many cache aliasing problems and reducing context switch overhead.
  • Unaligned and mixed-endian data access is supported.
  • Reduced heat production and lower overheating risk
  • Redesigned pipeline, supporting faster clock speeds (target up to 1 GHz)
    • Longer: 8 (vs 5) stages
    • Out-of-order completion for some operations (e.g. stores)
    • Dynamic branch prediction/folding (like XScale)
    • Cache misses don't block execution of non-dependent instructions.
    • Load/store parallelism
    • ALU parallelism
  • 64-bit data paths

JTAG debug support (for halting, stepping, breakpoints, and watchpoints) was simplified. The EmbeddedICE module was replaced with an interface which became part of the ARMv7 architecture. The hardware tracing modules (ETM and ETB) are compatible, but updated, versions of those used in the ARM9. In particular, trace semantics were updated to address parallel instruction execution and data transfers.

ARM makes an effort to promote good[by whom?] Verilog coding styles and techniques. This ensures semantically rigorous designs, preserving identical semantics throughout the chip design flow, which included extensive use of formal verification techniques. Without such attention, integrating an ARM11 with third-party designs could risk exposing hard-to-find latent bugs. Due to ARM cores being integrated into many different designs, using a variety of logic synthesis tools and chip manufacturing processes, the impact of its register-transfer level (RTL) quality is magnified many times.[3] The ARM11 generation focused more on synthesis than previous generations, making such concerns be more of an issue.

Cores

There are four ARM11 cores:

  • ARM1136[4]
  • ARM1156, introduced Thumb2 instructions
  • ARM1176, introduced security extensions[5]
  • ARM11MPcore, introduced multicore support

Chips

Raspberry Pi B+ with a Broadcom BCM2835 (ARM1176JZF-S) [citation needed]

See also

References

  1. ^ not supported by Linux as of version 3.3
  2. ^ "The ARM11 Microarchitecture", ARM Ltd, 2002
  3. ^ The Dangers of Living with an X (bugs hidden in your Verilog), Version 1.1 (14 October 2003).
  4. ^ ARM1136JF-S and ARM1136J-S Technical Reference Manual Revision: r1p5; ARM DDI 0211K
  5. ^ ARM1176JZF-6 Technical Reference Manual Revision: r0p7; accessed on 4 October 2012.
  6. ^ "Cavium Networks Introduces ECONA Family of Super Energy Efficient ARM®-Based System-on-Chip (SoC) Processors for the Digital Home that break the 1 Watt Barrier" (Press release). Cavium. 8 September 2009.
ARM Holdings
Quick Reference Cards
  • Instructions: Thumb (1), ARM and Thumb-2 (2), Vector Floating Point (3)
  • Opcodes: Thumb (1, 2), ARM (3, 4), GNU Assembler Directives 5.
Other

Retrieved from "https://en.wikipedia.org/w/index.php?title=ARM11&oldid=751027573"