Intel Sandy Bridge-based Xeon microprocessors
 | It has been suggested that this article be merged into Sandy Bridge. (Discuss) Proposed since January 2014. |
| General information | |
|---|---|
| Launched | Q4 2011 |
| Designed by | Intel Corporation |
| CPUID code | 0206Dxh |
| Product code | 80619, 80620, 80621, 80622 |
| Performance | |
| Max. CPU clock rate | 3.2 GHz to 3.6 GHz |
| Cache | |
| L2 cache | 8 × 256 kB |
| L3 cache | 20 MB |
| Architecture and classification | |
| Application | UP/DP Server, Workstation |
| Technology node | 32 nanometer |
| Microarchitecture | Sandy Bridge |
| Instruction set | x86, x86-64, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES-NI, AVX |
| Physical specifications | |
| Cores |
|
| Socket | |
| Products, models, variants | |
| Brand names |
|
Sandy Bridge-E[1] is the codename of an eight-core Intel processor based on the Sandy Bridge microarchitecture. It follows the six-core Gulftown/Westmere-EP processor that used the older LGA 1366 package, which is replaced with LGA 2011 starting with Sandy Bridge-EP. The CPUID extended model number is 45 (2Dh) and four product codes are used, 80619 for the UP Core i7 models and the higher numbers for the various Xeon E5 DP server models. Two versions of the die exist, with four or eight cores, respectively. Out of those, some cores may be disabled, which is used for products that are sold with two or six cores visible to the user.[citation needed]
There are three packages: The original Sandy Bridge-E that allows only a single CPU in the system using an LGA 2011 package for the Core i7-38xx and Xeon E5-16xx models, the Sandy Bridge-EP in the Xeon E5-26xx allowing dual CPUs with the same socket and the Sandy Bridge-EN Xeon E5-24xx that also allows dual CPUs but uses the LGA 1356 package. Later Sandy Bridge-EP will allow up to four CPUs per system.[citation needed]
Overview
| Code Name | Brand Name (list) | Cores | L3 Cache | Socket | TDP | I/O Bus |
|---|---|---|---|---|---|---|
| Sandy Bridge-E | Core i7-38xx | 4 | 10 MB | 1×LGA 2011 | 130 W | DMI |
| Core i7-39xx | 6 | 12–15 MB | 1×LGA 2011 | 130–150 W | DMI | |
| Xeon E5-16xx | 4–6 | 10–15 MB | 1×LGA 2011 | 130 W | DMI | |
| Sandy Bridge-EN | Xeon E5-14xx | 4–6 | 10–15 MB | 1×LGA 1356 | 60–80 W | DMI+QPI |
| Xeon E5-24xx[2] | 4–8 | 10–20 MB | 2×LGA 1356 | 80–95 W | DMI+QPI | |
| Pentium 14xx | 2 | 5 MB | 1×LGA 1356 | 40–80 W | DMI+QPI | |
| Sandy Bridge-EP | Xeon E5-26xx | 2–8 | 5–20 MB | 2×LGA 2011 | 80–150 W | DMI+2×QPI |
| Xeon E5-26xxL | 6–8 | 15–20 MB | 2×LGA 2011 | 60–70 W | DMI+2×QPI | |
| Xeon E5-46xx[3] | 4–8 | 10–20 MB | 4×LGA 2011 | 60–130 W | DMI+2×QPI |
References
Further reading
 | This microcomputer- or microprocessor-related article is a stub. You can help Wikipedia by expanding it. |