|This article needs additional citations for verification. (December 2010)|
|This article is outdated. (December 2010)|
Larrabee is the codename for a cancelled GPGPU chip that Intel was developing separately from its current line of integrated graphics accelerators. It is named after Larrabee State Park in Whatcom County, Washington near the town of Bellingham. The chip was to be released in 2010 as the core of a consumer 3D graphics card, but these plans were cancelled due to delays and disappointing early performance figures. The project to produce a GPU retail product directly from the Larrabee research project was terminated in May 2010. The Intel MIC multiprocessor architecture announced in 2010 inherited many design elements from the Larrabee project, but does not function as a graphics processing unit; the product is intended as a co-processor for high performance computing.
On December 4, 2009, Intel officially announced that the first-generation Larrabee would not be released as a consumer GPU product. Instead, it was to be released as a development platform for graphics and high-performance computing. The official reason for the strategic reset was attributed to delays in hardware and software development. On May 25, 2010, the Technology@Intel blog announced that Larrabee would not be released as a GPU, but instead would be released as a product for High Performance Computing competing with the Nvidia Tesla.
The project to produce a GPU retail product directly from the Larrabee research project was terminated in May 2010. The Intel MIC multiprocessor architecture announced in 2010 inherited many design elements from the Larrabee project, but does not function as a graphics processing unit; the product is intended as a co-processor for high performance computing. The prototype card was named Knights Ferry, a production card built at a 22 nm process named Knights Corner was planned for production in 2012 or later.
Comparison with competing products
Larrabee can be considered a hybrid between a multi-core CPU and a GPU, and has similarities to both. Its coherent cache hierarchy and x86 architecture compatibility are CPU-like, while its wide SIMD vector units and texture sampling hardware are GPU-like.
As a GPU, Larrabee would have supported traditional rasterized 3D graphics (Direct3D & OpenGL) for games. However, Larrabee's hybrid of CPU and GPU features should also have been suitable for general purpose GPU (GPGPU) or stream processing tasks. For example, Larrabee might have performed ray tracing or physics processing, in real time for games or offline for scientific research as a component of a supercomputer.
Larrabee's early presentation drew some criticism from GPU competitors. At NVISION 08, an Nvidia employee called Intel's SIGGRAPH paper about Larrabee "marketing puff" and quoted an industry analyst (Peter Glaskowsky) who speculated that the Larrabee architecture was "like a GPU from 2006". As of June 2009, prototypes of Larrabee have been claimed to be on par with the Nvidia GeForce GTX 285. Justin Rattner, Intel CTO, delivered a keynote at the Supercomputing 2009 conference on November 17, 2009. During his talk he demonstrated an overclocked Larrabee processor topping one teraFLOPS in performance. He claimed this was the first public demonstration of a single chip system exceeding one teraFLOPS. He pointed out this was early silicon thereby leaving open the question on eventual performance for Larrabee. Because this was only one fifth that of available competing graphics boards, Larrabee was cancelled "as a standalone discrete graphics product" on December 4, 2009.
Differences with current GPUs
- Larrabee was to use the x86 instruction set with Larrabee-specific extensions.
- Larrabee was to feature cache coherency across all its cores.
- Larrabee was to include very little specialized graphics hardware, instead performing tasks like z-buffering, clipping, and blending in software, using a tile-based rendering approach.
This had been expected to make Larrabee more flexible than current GPUs, allowing more differentiation in appearance between games or other 3D applications. Intel's SIGGRAPH 2008 paper mentioned several rendering features that were difficult to achieve on current GPUs: render target read, order-independent transparency, irregular shadow mapping, and real-time raytracing.
More recent GPUs such as ATI's Radeon HD 5xxx and Nvidia's GeForce 400 Series feature increasingly broad general-purpose computing capabilities via DirectX11 DirectCompute and OpenCL, as well as Nvidia's proprietary CUDA technology, giving them many of the capabilities of the Larrabee.
Differences with CPUs
- Larrabee's x86 cores were based on the much simpler P54C Pentium design which is still being maintained for use in embedded applications. The P54C-derived core is superscalar but does not include out-of-order execution, though it has been updated with modern features such as x86-64 support, similar to the Bonnell microarchitecture used in Atom. In-order execution means lower performance for individual cores, but since they are smaller, more can fit on a single chip, increasing overall throughput. Execution is also more deterministic so instruction and task scheduling can be done by the compiler.
- Each Larrabee core contained a 512-bit vector processing unit, able to process 16 single precision floating point numbers at a time. This is similar to, but four times larger than, the SSE units on most x86 processors, with additional features like scatter/gather instructions and a mask register designed to make using the vector unit easier and more efficient. Larrabee derives most of its number-crunching power from these vector units.
- Larrabee included one major fixed-function graphics hardware feature: texture sampling units. These perform trilinear and anisotropic filtering and texture decompression.
- Larrabee had a 1024-bit (512-bit each way) ring bus for communication between cores and to memory. This bus can be configured in two modes to support Larrabee products with 16 cores or more, or fewer than 16 cores.
- Larrabee included explicit cache control instructions to reduce cache thrashing during streaming operations which only read/write data once. Explicit prefetching into L2 or L1 cache is also supported.
- Each core supported 4-way interleaved multithreading, with 4 copies of each processor register.
Theoretically Larrabee's x86 processor cores were able to run existing PC software, or even operating systems. A different version of Larrabee might sit in motherboard CPU sockets using QuickPath, but Intel never announced any plans for this. Though Larrabee Native's C/C++ compiler included auto-vectorization and many applications were able to execute correctly after having been recompiled, maximum efficiency was expected to have required code optimization using C++ vector intrinsics or inline Larrabee assembly code. However, as in all GPGPU, not all software would have benefited from utilization of a vector processing unit. One tech journalism site claims that Larrabee graphics capabilities were planned to be integrated in CPUs based on the Haswell microarchitecture.
Comparison with the Cell Broadband Engine
Larrabee's philosophy of using many small, simple cores was similar to the ideas behind the Cell processor. There are some further commonalities, such as the use of a high-bandwidth ring bus to communicate between cores. However, there were many significant differences in implementation which were expected to make programming Larrabee simpler.
- The Cell processor includes one main processor which controls many smaller processors. Additionally, the main processor can run an operating system. In contrast, all of Larrabee's cores are the same, and the Larrabee was not expected to run an OS.
- Each computer core in the Cell (SPE) has a local store, for which explicit (DMA) operations are used for all accesses to DRAM. Ordinary reads/writes to DRAM are not allowed. In Larrabee, all on-chip and off-chip memories are under automatically managed coherent cache hierarchy, so that its cores virtually shared a uniform memory space through standard copy (MOV) instructions. Larrabee cores each had 256K of local L2 cache, and an access which hits another L2 segment takes longer to access.
- Because of the cache coherency noted above, each program running in Larrabee had virtually a large linear memory just as in traditional general-purpose CPU; whereas an application for Cell should be programmed taking into consideration limited memory footprint of the local store associated with each SPE (for details see this article) but with theoretically higher bandwidth. However, since local L2 is faster to access, an advantage can still be gained from using Cell-style programming methods.
- Cell uses DMA for data transfer to/from on-chip local memories, which enables explicit maintenance of overlays stored in local memory to bring memory closer to the core and reduce access latencies, but requiring additional effort to maintain coherency with main memory; whereas Larrabee used a coherent cache with special instructions for cache manipulation (notably cache eviction hints and pre-fetch instructions), which mitigated miss and eviction penalties and reduce cache pollution (e.g. for rendering pipelines and other stream-like computation) at the cost of additional traffic and overhead to maintain cache coherency.
- Each compute core in the Cell runs only one thread at a time, in-order. A core in Larrabee ran up to four threads, but only one at a time. Larrabee's hyperthreading helped hide the latencies inherent to in-order execution.
Comparison with Intel GMA
Intel currently integrates a line of GPUs onto motherboards under the Intel GMA brand. These chips are not sold separately but are integrated onto motherboards (newer versions, such as those released with Sandy Bridge, are incorporated onto the same die as the CPU). Though the low cost and power consumption of Intel GMA chips make them suitable for small laptops and less demanding tasks, they lack the 3D graphics processing power to compete with Nvidia and AMD/ATI for a share of the high-end gaming computer market, the HPC market, or a place in popular video game consoles. In contrast, Larrabee was to be sold as a discrete GPU, separate from motherboards, and was expected to perform well enough for consideration in the next generation of video game consoles.
The team working on Larrabee was separate from the Intel GMA team. The hardware was designed by a newly formed team at Intel's Hillsboro, Oregon site, separate from those that designed the Nehalem. The software and drivers were written by a newly formed team. The 3D stack specifically was written by developers at RAD Game Tools (including Michael Abrash).
The Intel Visual Computing Institute will research basic and applied technologies that could be applied to Larrabee-based products.
Preliminary performance data
Intel's SIGGRAPH 2008 paper describes cycle-accurate simulations (limitations of memory, caches and texture units was included) of Larrabee's projected performance. Graphs show how many 1 GHz Larrabee cores are required to maintain 60 frame/s at 1600x1200 resolution in several popular games. Roughly 25 cores are required for Gears of War with no antialiasing, 25 cores for F.E.A.R with 4x antialiasing, and 10 cores for Half-Life 2: Episode 2 with 4x antialiasing. It is likely that Larrabee will run faster than 1 GHz, so these numbers do not represent actual Larrabee cores, rather virtual timeslices of such. Another graph shows that performance on these games scales nearly linearly with the number of cores up to 32 cores. At 48 cores the performance drops to 90% of what would be expected if the linear relationship continued.
A June 2007 PC Watch article suggested that the first Larrabee chips would feature 32 x86 processor cores and come out in late 2009, fabricated on a 45 nanometer process. Chips with a few defective cores due to yield issues would be sold as a 24-core version. Later in 2010, Larrabee would be shrunk for a 32 nanometer fabrication process to enable a 48 core version.
The last statement of performance can be calculated (theoretically this is maximum possible performance) as follows: 32 cores × 16 single-precision float SIMD/core × 2 FLOP (fused multiply-add) × 2 GHz = 2 TFLOPS
The first public demonstration of the Larrabee architecture took place at the Intel Developer Forum in San Francisco on September 22, 2009. An early Larrabee port of the former CPU-based research project Quake Wars: Ray Traced has been shown in real-time. The scene contained a ray traced water surface that reflected the surrounding objects like a ship and several flying vehicles accurately.
The second demo was given at the SC09 conference in Portland at November 17, 2009 during a keynote by Intel CTO Justin Rattner. A Larrabee card was able to achieve 1006 GFLops in the SGEMM 4Kx4K calculation.
- Intel GMA
- P5 (microarchitecture)
- Bonnell (microarchitecture)
- List of Intel CPU microarchitectures
- Intel MIC
- Nvidia Tesla
- AMD Fusion
- Crothers, Brooke (4 December 2009). "Intel: Initial Larrabee graphics chip canceled". CNET. CBS Interactive.
- Smith, Ryan (25 May 2010). "Intel Kills Larrabee GPU, Will Not Bring a Discrete Graphics Product to Market". AnandTech.
- Stokes, Jon (5 December 2009). "Intel’s Larrabee GPU put on ice, more news to come in 2010". Ars Technica. Condé Nast.
- Intel Cancels Larrabee Retail Products, Larrabee Project Lives On - AnandTech :: Your Source for Hardware Analysis and News
- Technology@Intel · An Update On Our Graphics-related Programs
- Stokes, Jon. "Intel picks up gaming physics engine for forthcoming GPU product". Ars Technica. Retrieved 2007-09-17.
- Stokes, Jon. "Clearing up the confusion over Intel's Larrabee". Ars Technica. Retrieved 2007-06-01.
- Larrabee performance--beyond the sound bite
- Intel's 'Larrabee' on Par With GeForce GTX 285
- Seiler, L.; Cavin, D.; Espasa, E.; Grochowski, T.; Juan, M.; Hanrahan, P.; Carmean, S.; Sprangle, A.; Forsyth, J.; Abrash, R.; Dubey, R.; Junkins, E.; Lake, T.; Sugerman, P. (August 2008). "Larrabee: A Many-Core x86 Architecture for Visual Computing" (PDF). ACM Transactions on Graphics. Proceedings of ACM SIGGRAPH 2008 27 (3): 18:11–18:11. doi:10.1145/1360612.1360617. ISSN 0730-0301. Retrieved 2008-08-06.
- "Intel's Larrabee GPU based on secret Pentagon tech, sorta [Updated]". Ars Technica. Retrieved 2008-08-06.
- Glaskowsky, Peter. "Intel's Larrabee--more and less than meets the eye". CNET. Retrieved 2008-08-20.
- Stokes, Jon. "Clearing up the confusion over Intel's Larrabee, part II". Ars Technica. Retrieved 2008-01-16.
- Chris Leyton (2008-08-13). "Intel's Larrabee Shaping Up For Next-Gen Consoles?". Retrieved 2008-08-24.
- Charlie Demerjian (2009-02-05). "Intel Will Design PlayStation 4 GPU". Retrieved 2009-08-28.
- AnandTech: Intel's Larrabee Architecture Disclosure: A Calculated First Move
- Ng, Jansen (2009-05-13). "Intel Visual Computing Institute Opens, Will Spur "Larrabee" Development". DailyTech. Retrieved 2009-05-13.
- Steve Seguin (August 20, 2008). "Intel's 'Larrabee' to Shakeup AMD, Nvidia". Tom's Hardware. Retrieved 2008-08-24.
- "Intel is promoting the 32 core CPU "Larrabee"" (in Japanese). pc.watch.impress.co.jp. Retrieved 2008-08-06.translation
- Video of a raytracer running on one of the first Larrabee cards at IDF '09
- Whitepapers on LRBni, Physics Simulations and more using Larrabee
- Rasterization on Larrabee
- A First Look at the Larrabee New Instructions (LRBni)
- C++ implementation of the Larrabee new instructions
- Game Physics Performance on Larrabee
- Intel fact sheet about Larrabee
- Intel's SIGGRAPH 2008 paper on Larrabee
- Techgage.com - Discusses how Larrabee differs from normal GPUs, includes block diagram illustration
- Intel's Larrabee Architecture Disclosure: A Calculated First Move
- Intel kills consumer Larrabee, focuses on future variants by Charlie Demerjian, December 4, 2009