Jump to content

Compute Express Link: Difference between revisions

From Wikipedia, the free encyclopedia
Browse history interactively
← Previous editNext edit →
Content deleted Content added
VisualWikitext
Citation bot (talk | contribs)
Bots
5,324,411 edits
Alter: title. | Use this bot. Report bugs. | Suggested by BOZ | Linked from User:BOZ/sandbox-temp | #UCB_webform_linked 18/33
Osalbahr (talk | contribs)
99 edits
m Add hyperlink for DIMM
Tags: Visual edit Mobile edit Mobile web edit
Line 14: Line 14:
| website = {{URL|www.computeexpresslink.org}}
| website = {{URL|www.computeexpresslink.org}}
}}
}}
'''Compute Express Link''' ('''CXL''') is an [[open standard]] for high-speed, high capacity [[central processing unit]] (CPU)-to-device and CPU-to-memory connections, designed for high performance [[data center]] computers.<ref>{{Cite web |url=https://www.computeexpresslink.org/about-cxl |title=ABOUT CXL |website=Compute Express Link |language=en|access-date=2019-08-09}}</ref><ref>{{Cite web |url=https://finance.yahoo.com/news/synopsys-delivers-industrys-first-compute-000000436.html |title=Synopsys Delivers Industry's First Compute Express Link (CXL) IP Solution for Breakthrough Performance in Data-Intensive SoCs |website=finance.yahoo.com |publisher=[[Yahoo! Finance]] |access-date=2019-11-09}}</ref><ref>{{Cite web |url=https://newsroom.intel.com/editorials/milestone-moving-data/ |title=A Milestone in Moving Data |website=Intel Newsroom |publisher=[[Intel]] |access-date=2019-11-09}}</ref><ref>{{Cite web |url=https://www.businesswire.com/news/home/20190917005948/en/Compute-Express-Link-Consortium-CXL-Officially-Incorporates |title=Compute Express Link Consortium (CXL) Officially Incorporates; Announces Expanded Board of Directors |date=2019-09-17 |website=www.businesswire.com |publisher=[[Business Wire]] |language=en |access-date=2019-11-09}}</ref> CXL is built on the [[Serial communication|serial]] [[PCI Express]] (PCIe) physical and electrical interface and includes PCIe-based block [[input/output]] protocol (CXL.io) and new [[cache coherence|cache-coherent]] protocols for accessing [[main memory|system memory]] (CXL.cache) and [[device memory]] (CXL.mem). The serial communication and [[Memory pool|pooling]] capabilities allows CXL memory to overcome performance and socket packaging limitations of common DIMM memory when implementing high storage capacities.<ref>{{Cite web |title=StackPath |url=https://www.electronicdesign.com/technologies/embedded-revolution/article/21176870/rambus-cxl-ushers-in-a-new-era-of-datacenter-architecture |access-date=2023-02-03 |website=www.electronicdesign.com}}</ref><ref>{{Cite web |last=Mann |first=Tobias |date=2022-12-05 |title=Just How Bad Is CXL Memory Latency? |url=https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency/ |access-date=2023-02-03 |website=The Next Platform |language=en-US}}</ref>
'''Compute Express Link''' ('''CXL''') is an [[open standard]] for high-speed, high capacity [[central processing unit]] (CPU)-to-device and CPU-to-memory connections, designed for high performance [[data center]] computers.<ref>{{Cite web |url=https://www.computeexpresslink.org/about-cxl |title=ABOUT CXL |website=Compute Express Link |language=en|access-date=2019-08-09}}</ref><ref>{{Cite web |url=https://finance.yahoo.com/news/synopsys-delivers-industrys-first-compute-000000436.html |title=Synopsys Delivers Industry's First Compute Express Link (CXL) IP Solution for Breakthrough Performance in Data-Intensive SoCs |website=finance.yahoo.com |publisher=[[Yahoo! Finance]] |access-date=2019-11-09}}</ref><ref>{{Cite web |url=https://newsroom.intel.com/editorials/milestone-moving-data/ |title=A Milestone in Moving Data |website=Intel Newsroom |publisher=[[Intel]] |access-date=2019-11-09}}</ref><ref>{{Cite web |url=https://www.businesswire.com/news/home/20190917005948/en/Compute-Express-Link-Consortium-CXL-Officially-Incorporates |title=Compute Express Link Consortium (CXL) Officially Incorporates; Announces Expanded Board of Directors |date=2019-09-17 |website=www.businesswire.com |publisher=[[Business Wire]] |language=en |access-date=2019-11-09}}</ref> CXL is built on the [[Serial communication|serial]] [[PCI Express]] (PCIe) physical and electrical interface and includes PCIe-based block [[input/output]] protocol (CXL.io) and new [[cache coherence|cache-coherent]] protocols for accessing [[main memory|system memory]] (CXL.cache) and [[device memory]] (CXL.mem). The serial communication and [[Memory pool|pooling]] capabilities allows CXL memory to overcome performance and socket packaging limitations of common [[DIMM]] memory when implementing high storage capacities.<ref>{{Cite web |title=StackPath |url=https://www.electronicdesign.com/technologies/embedded-revolution/article/21176870/rambus-cxl-ushers-in-a-new-era-of-datacenter-architecture |access-date=2023-02-03 |website=www.electronicdesign.com}}</ref><ref>{{Cite web |last=Mann |first=Tobias |date=2022-12-05 |title=Just How Bad Is CXL Memory Latency? |url=https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency/ |access-date=2023-02-03 |website=The Next Platform |language=en-US}}</ref>


== History ==
== History ==

Revision as of 04:11, 8 May 2023

Compute Express Link
Year created2019; 5 years ago (2019)
No. of devices4096
SpeedFull duplex
1.x, 2.0 (32 GT/s):
  • 3.938 GB/s (×1)
  • 63.015 GB/s (×16)

3.0 (64 GT/s):
  • 7.563 GB/s (×1)
  • 121.0 GB/s (×16)
StyleSerial
Websitewww.computeexpresslink.org

Compute Express Link (CXL) is an open standard for high-speed, high capacity central processing unit (CPU)-to-device and CPU-to-memory connections, designed for high performance data center computers.[1][2][3][4] CXL is built on the serial PCI Express (PCIe) physical and electrical interface and includes PCIe-based block input/output protocol (CXL.io) and new cache-coherent protocols for accessing system memory (CXL.cache) and device memory (CXL.mem). The serial communication and pooling capabilities allows CXL memory to overcome performance and socket packaging limitations of common DIMM memory when implementing high storage capacities.[5][6]

History

The CXL technology was primarily developed by Intel. The CXL Consortium was formed in March 2019 by founding members Alibaba Group, Cisco Systems, Dell EMC, Meta, Google, Hewlett Packard Enterprise (HPE), Huawei, Intel Corporation and Microsoft,[7][8] and officially incorporated in September 2019.[9] As of January 2022, AMD, Nvidia, Samsung Electronics and Xilinx joined the founders on the board of directors, while ARM, Broadcom, Ericsson, IBM, Keysight, Kioxia, Marvell Technology, Mellanox, Microchip Technology, Micron, Oracle Corporation, Qualcomm, Rambus, Renesas, Seagate, SK Hynix, Synopsys, and Western Digital, among others, were contributing members.[10][11] Industry partners include the PCI-SIG,[12] Gen-Z,[13] SNIA,[14] and DMTF.[15]

On April 2, 2020, the Compute Express Link and Gen-Z Consortiums announced plans to implement interoperability between the two technologies,[16][17] with initial results presented in January 2021.[18] On November 10, 2021, Gen-Z specifications and assets were transferred to CXL, to focus on developing a single industry standard.[19] At the time of this announcement, 70% of Gen-Z members already joined the CXL Consortium.[20]

On August 1, 2022, OpenCAPI specifications and assets were transferred to the CXL Consortium,[21][22] which now includes companies behind memory coherent interconnect technologies such as OpenCAPI (IBM), Gen-Z (HPE), and CCIX (Xilinx) open standards, and proprietary InfiniBand / RoCE (Mellanox), Infinity Fabric (AMD), Omni-Path and QuickPath/Ultra Path (Intel), and NVLink/NVSwitch (Nvidia) protocols.[23]

Specifications

On March 11, 2019, the CXL Specification 1.0 based on PCIe 5.0 was released.[8] It allows host CPU to access shared memory on accelerator devices with a cache coherent protocol. The CXL Specification 1.1 was released in June, 2019.

On November 10, 2020, the CXL Specification 2.0 was released. The new version adds support for CXL switching, to allow connecting multiple CXL 1.x and 2.0 devices to a CXL 2.0 host processor, and/or pooling each device to multiple host processors, in distributed shared memory and disaggregated storage configurations; it also implements device integrity and data encryption.[24] There is no bandwidth increase from CXL 1.x, because CXL 2.0 still utilizes PCIe 5.0 PHY.

On August 2, 2022, the CXL Specification 3.0 was released, based on PCIe 6.0 physical interface and PAM-4 coding with double the bandwidth; new features include fabrics capabilities with multi-level switching and multiple device types per port, and enhanced coherency with peer-to-peer DMA and memory sharing.[25][26]

Implementations

On April 2, 2019, Intel announced their family of Agilex FPGAs featuring CXL.[27]

On May 11, 2021, Samsung announced a 128 GByte DDR5 based memory expansion module that allows for terabyte level memory expansion along with high performance for use in data centres and potentially next generation PCs.[28] An updated 512 GByte version based on a proprietary memory controller was released on May 10, 2022.[29]

In 2021, CXL 1.1 support was announced for Intel Sapphire Rapids processors[30] and AMD Zen 4 EPYC "Genoa" and "Bergamo" processors.[31]

CXL devices were shown at the ACM/IEEE Supercomputing Conference (SC21) by vendors including Intel,[32] Astera, Rambus, Synopsys, Samsung, and Teledyne LeCroy.[33][34][35]

Protocols

The CXL standard defines three separate protocols:[36][24]

  • CXL.io - based on PCIe 5.0 with a few enhancements, it provides configuration, link initialization and management, device discovery and enumeration, interrupts, DMA, and register I/O access using non-coherent loads/stores.
  • CXL.cache - allows peripheral devices to coherently access and cache host CPU memory with a low latency request/response interface.
  • CXL.mem - allows host CPU to coherently access cached device memory with load/store commands for both volatile (RAM) and persistent non-volatile (flash memory) storage.

CXL.cache and CXL.mem protocols operate with a common link/transaction layer, which is separate from the CXL.io protocol link and transaction layer. These protocols/layers are multiplexed together by an Arbitration and Multiplexing (ARB/MUX) block before being transported over standard PCIe 5.0 PHY using fixed-width 528 bit (66 byte) Flow Control Unit (FLIT) block consisting of four 16-byte data 'slots' and a two-byte cyclic redundancy check (CRC) value.[36] CXL FLITs encapsulate PCIe standard Transaction Layer Packet (TLP) and Data Link Layer Packet (DLLP) data with a variable frame size format.[37][38]

CXL 3.0 introduces 256-byte FLIT in PAM-4 transfer mode.

Device types

CXL is designed to support three primary device types:[24]

  • Type 1 (CXL.io and CXL.cache) – specialised accelerators (such as smart NIC) with no local memory. Devices rely on coherent access to host CPU memory.
  • Type 2 (CXL.io, CXL.cache and CXL.mem) – general-purpose accelerators (GPU, ASIC or FPGA) with high-performance GDDR or HBM local memory. Devices can coherently access host CPU's memory and/or provide coherent or non-coherent access to device local memory from the host CPU.
  • Type 3 (CXL.io and CXL.mem) – memory expansion boards and persistent memory. Devices provide host CPU with low-latency access to local DRAM or byte-addressible non-volatile storage.

Type 2 devices implement two memory coherence modes, managed by device driver. In device bias mode, device directly accesses local memory and no caching is performed by the CPU; in host bias mode, the host CPU's cache controller handles all access to device memory. Coherence mode can be set individually for each 4 KB page, stored in a translation table in local memory of Type 2 devices. Unlike other CPU-to-CPU memory coherency protocols, this arrangement only requires the host CPU memory controller to implement the cache agent; such asymmetric approach reduces implementation complexity and reduces latency.[36]

CXL 2.0 added support for switching in tree-based device fabrics, allowing PCIe, CXL 1.1 and CXL 2.0 devices to form virtual hierarchies of single- and multi-logic devices that can be managed by multiple hosts.[39]

CXL 3.0 replaced bias modes with enhanced coherency semantics, allowing Type 2 and Type 3 devices to back invalidate the data in the host cache when the device has made a change to the local memory. Enhanced coherency also helps implement peer-to-peer transfers within a virtual hierarchy of devices in the same coherency domain. It also supports memory sharing of the same memory segment between multiple devices, as opposed to memory pooling where each device was assigned a separate segment.[40]

CXL 3.0 allows multiple Type 1 and Type 2 devices per each CXL root port; it also adds multi-level switching, helping implement device fabrics with non-tree topologies like mesh, ring, or spline/leaf. Each node can be a host or a device of any type. Type 3 devices can implement Global Fabric Attached Memory (GFAM) mode, which connects a memory device to a switch node without requiring direct host connection. Devices and hosts use Port Based Routing (PBR) addressing mechanism that supports up to 4,096 nodes.[40]

Devices

In May 2022 the first 512GB devices became available with 4 times more storage than previous devices.[1]

Latency

DDR when installed into DIMMs have superior latencies (typically 20ns) as compared to DDR when installed in CXL devices (typically 200ns)[41]

See also

References

  1. ^ "ABOUT CXL". Compute Express Link. Retrieved 2019-08-09.
  2. ^ "Synopsys Delivers Industry's First Compute Express Link (CXL) IP Solution for Breakthrough Performance in Data-Intensive SoCs". finance.yahoo.com. Yahoo! Finance. Retrieved 2019-11-09.
  3. ^ "A Milestone in Moving Data". Intel Newsroom. Intel. Retrieved 2019-11-09.
  4. ^ "Compute Express Link Consortium (CXL) Officially Incorporates; Announces Expanded Board of Directors". www.businesswire.com. Business Wire. 2019-09-17. Retrieved 2019-11-09.
  5. ^ "StackPath". www.electronicdesign.com. Retrieved 2023-02-03.
  6. ^ Mann, Tobias (2022-12-05). "Just How Bad Is CXL Memory Latency?". The Next Platform. Retrieved 2023-02-03.
  7. ^ Comment, Will Calvert. "Intel, Google and others join forces for CXL interconnect". www.datacenterdynamics.com.
  8. ^ a b Cutress, Ian. "CXL Specification 1.0 Released: New Industry High-Speed Interconnect From Intel". Anandtech. Retrieved 2019-08-09.
  9. ^ "Compute Express Link Consortium (CXL) Officially Incorporates; Announces Expanded Board of Directors". www.businesswire.com. September 17, 2019.
  10. ^ "Compute Express Link: Our Members". CXL Consortium. 2020. Retrieved 2020-09-25.
  11. ^ Papermaster, Mark (July 18, 2019). "AMD Joins Consortia to Advance CXL, a New High-Speed Interconnect for Breakthrough Performance". Community.AMD. Retrieved 2020-09-25.
  12. ^ "CXL Consortium and PCI-SIG Announce Marketing MOU Agreement". 23 September 2021.
  13. ^ "Industry Liaisons".
  14. ^ "SNIA and CXL Consortium Form Strategic Alliance". 3 November 2020.
  15. ^ "DMTF and CXL Consortium Establish Work Register". 14 April 2020.
  16. ^ "CXL Consortium and Gen-Z Consortium Announce MOU Agreement" (PDF). Beaverton, Oregon. April 2, 2020. Retrieved September 25, 2020.
  17. ^ "CXL Consortium and Gen-Z Consortium Announce MOU Agreement". April 2, 2020. Retrieved April 11, 2020.
  18. ^ "CXL™ Consortium and Gen-Z Consortium™ MoU Update: A Path to Protocol". 24 June 2021.
  19. ^ Consortium, C. X. L. (November 10, 2021). "Exploring the Future". Compute Express Link.
  20. ^ "CXL Will Absorb Gen-Z". 9 December 2021.
  21. ^ OpenCAPI to Fold into CXL - CXL Set to Become Dominant CPU Interconnect Standard
  22. ^ CXL Consortium and OpenCAPI Consortium Sign Letter of Intent to Transfer OpenCAPI Specifications to CXL
  23. ^ Morgan, Timothy Prickett (November 23, 2021). "Finally, A Coherent Interconnect Strategy: CXL Absorbs Gen-Z". The Next Platform.
  24. ^ a b c "Compute Express Link (CXL): All you need to know". Rambus.
  25. ^ "Compute Express Link (CXL) 3.0 Announced: Doubled Speeds and Flexible Fabrics".
  26. ^ "Compute Express Link (CXL) 3.0 Debuts, Wins CPU Interconnect Wars". 2 August 2022.
  27. ^ "How do the new Intel Agilex FPGA family and the CXL coherent interconnect fabric intersect?". PSG@Intel. 2019-05-03. Retrieved 2019-08-09.
  28. ^ "Samsung Unveils Industry-First Memory Module Incorporating New CXL Interconnect Standard". Samsung. 2021-05-11. Retrieved 2021-05-11.
  29. ^ "Samsung Electronics Introduces Industry's First 512GB CXL Memory Module".
  30. ^ "Intel Architecture Day 2021". Intel.
  31. ^ Paul Alcorn (November 8, 2021). "AMD Unveils Zen 4 CPU Roadmap: 96-Core 5nm Genoa in 2022, 128-Core Bergamo in 2023". Tom's Hardware.
  32. ^ Patrick Kennedy (December 7, 2021). "Intel Sapphire Rapids CXL with Emmitsburg PCH Shown at SC21". Serve the Home. Retrieved November 18, 2022.
  33. ^ "CXL Put Through Its Paces". December 10, 2021.
  34. ^ "CXL Consortium Showcases First Public Demonstrations of Compute Express Link Technology at SC21". HPCwire.
  35. ^ Consortium, C. X. L. (December 16, 2021). "CXL Consortium Makes a Splash at Supercomputing 2021 (SC21)". Compute Express Link.
  36. ^ a b c "Compute Express Link Standard | DesignWare IP | Synopsys". www.synopsys.com.
  37. ^ Consortium, C. X. L. (September 23, 2019). "Introduction to Compute Express Link (CXL): The CPU-To-Device Interconnect Breakthrough". Compute Express Link.
  38. ^ https://www.flashmemorysummit.com/Proceedings2019/08-07-Wednesday/20190807_CTRL-202A-1_Lender.pdf [bare URL PDF]
  39. ^ Danny Volkind and Elad Shlisberg (June 15, 2022). "CXL 1.1 vs CXL 2.0 – What's the difference?" (PDF). UnifabriX. Retrieved November 18, 2022.
  40. ^ a b https://www.computeexpresslink.org/_files/ugd/0c1418_a8713008916044ae9604405d10a7773b.pdf [bare URL PDF]
  41. ^ Mann, Tobias (2022-12-05). "Just How Bad Is CXL Memory Latency?". The Next Platform. Retrieved 2023-02-03.
Retrieved from "https://en.wikipedia.org/w/index.php?title=Compute_Express_Link&oldid=1153753947"