List of instruction sets: Difference between revisions
Appearance
Content deleted Content added
JWhiteheadcc (talk | contribs) |
JWhiteheadcc (talk | contribs) →Other: Removed redundant list of Xap series members |
||
Line 238: | Line 238: | ||
*[[ARC International|ARC]], <ref name="arc">ARC Programmers Reference Manual, ARC International</ref> |
*[[ARC International|ARC]], <ref name="arc">ARC Programmers Reference Manual, ARC International</ref> |
||
*[[Burroughs large systems|Burroughs B5000/B6000/B7000 series]] |
*[[Burroughs large systems|Burroughs B5000/B6000/B7000 series]] |
||
*[[Cambridge_Consultants_Ltd|Cambridge Consultants]] [[XAP_processor|XAP]] |
*[[Cambridge_Consultants_Ltd|Cambridge Consultants]] [[XAP_processor|XAP]] series |
||
**XAP1 |
|||
**XAP2 |
|||
**XAP3 |
|||
**XAP4 |
|||
**XAP5 |
|||
*[[Cray]] supercomputers |
*[[Cray]] supercomputers |
||
*[[DLX]] <ref name="DLX">Sailer, Philip M.; Kaeli, David R.. The DLX Instruction Set Architecture Handbook. Morgan Kaufmann. ISBN 1-55860-371-9.</ref> |
*[[DLX]] <ref name="DLX">Sailer, Philip M.; Kaeli, David R.. The DLX Instruction Set Architecture Handbook. Morgan Kaufmann. ISBN 1-55860-371-9.</ref> |
Revision as of 23:28, 9 April 2011
A list of computer central processor Instruction sets
AMD
Analog Devices
ARM
Atmel
DEC
- PDP-1
- PDP-7, predecessor PDP-4, and successor PDP-9
- PDP-8 and predecessor PDP-5
- PDP-10 and predecessor PDP-6, and successor DECSYSTEM-20
- PDP-11
- VAX
- Alpha
Donald Knuth
Hewlett-Packard
- HP 2100
- FOCUS
- HP 3000 "Classic" CISC
- PA-RISC
- PA-RISC 1.0
- PA-RISC 1.1
- MAX-1 SIMD extensions
- PA-RISC 2.0
- MAX-2 SIMD extensions
Hitachi
- SuperH, RISC [12] [13] [14]
- SH-1 (56 instructions)
- SH-2 (62 instructions)
- SH-2 DSP (154 instructions)
- SH-3 (68 instructions)
- SH-3 DSP (160 instructions)
- SH-4 (91 instructions) [15]
- SH-5
- SH64, [16]
- H8
IBM
- IBM 1130/IBM 1800
- IBM 1400 series/IBM 7010
- IBM 1620/IBM 1710
- IBM 37xx
- IBM 3790
- IBM 701
- IBM 704/IBM 709/IBM 7090/IBM 7094/IBM 7040/IBM 7044
- IBM 702/IBM 705/IBM 7080
- IBM 7070/IBM 7072/IBM 7074
- IBM 7030 Stretch
- System/360 and successors
- IBM 8100
- IBM Series/1
- IBM System/3
- IBM System/7
- IBM System/38
- IBM AS/400/IBM System i
- ROMP
- Power Architecture
Intel
- 4004
- 8008 / Datapoint 2200
- 8080 (111 Instructions) [20], 8085 (113 Instructions) [21]
- 8021 (66 Instructions) [22]
- 8022 (73 Instructions) [23]
- MCS-41 (8041) (87 Instructions) [24]
- MCS-48 (8048) (93 Instructions) [25]
- MCS-51 (8051)
- Intel iAPX 432
- Intel i860 [26][27]
- i960
- IA-64, [28] Also named with Itanium, originated at Hewlett-Packard (HP), and was later jointly developed by HP and Intel.
- x86, See: x86 instruction listings
- IA-32 (i386, Pentium, Athlon)
- x86-64 64-bit superset of IA-32, 64-bit version of x86, originally developed by AMD
- Extensions [29]
- FPU (x87) - Floating Point Unit (FPU) instructions
- MMX - MMX SIMD instructions
- MMX Extended - extended MMX SIMD instructions
- SSE - Streaming SIMD Extensions (SSE) instructions (70 instructions)
- SSE2 - Streaming SIMD Extensions 2 instructions (144 new instructions)
- SSE3 - Streaming SIMD Extensions 3 instructions (13 new instructions)
- SSSE3 - Supplemental Streaming SIMD Extensions (16 instructions)
- SSE4.1 - Streaming SIMD Extensions 4, Penryn subset (47 instructions)
- SSE4.2 - Streaming SIMD Extensions 4, Nehalem subset (7 instructions)
- SSE4 - All Streaming SIMD Extensions 4 instructions (both SSE4.1 and SSE4.2)
- SSE4a - Streaming SIMD Extensions 4a (AMD)
- SSE5 - Streaming SIMD Extensions 5 (170 instructions)
- XSAVE - XSAVE instructions
- AVX - Advanced Vector Extensions instructions
- FMA - Fused Multiply-Add instructions
- AES - Advanced Encryption Standard instructions
- CLMUL - Carry-Less MULtiply (PCLMULQDQ) instruction
- 3DNow! - 3DNow! instructions (21 instructions)
- 3DNow! Extended - extended 3DNow! instructions (5 instructions)
- Cyrix - Cyrix-specific instructions
- AMD - AMD-specific instructions (older than K6)
- SMM - System Management Mode instructions
- SVM - Secure Virtual Machine instructions
- PadLock - VIA PadLock instructions
Infineon
Lattice Semiconductor
Motorola
- HC11 (62 instructions) [32]
- HC16
- Motorola 6800 (107 instructions) [33]
- Motorola 6801 (98 instructions) [34]
- Motorola 6805 (86 instructions) [35]
- Motorola 6809 (94 instructions) [36]
- Motorola 68000 family
- 88000
- DSP56800 [39]
Microchip Technology
MIPS
Mitsubishi
National Semiconductor
Renesas
- Renesas 740 (71 instructions)
- Renesas M16C (106 instructions) [50]
- Renesas M32C (108 instructions) [51]
- Renesas M32R (108 instructions) [52]
Sun Microsystems
Texas Instruments
Xilinx
Zilog
Other
- ARC, [62]
- Burroughs B5000/B6000/B7000 series
- Cambridge Consultants XAP series
- Cray supercomputers
- DLX [63]
- EISC (AE32K)
- Elliott Automation
- Fairchild Clipper, [64]
- General Instruments SPO256 - Speech processor [65]
- INMOS Transputer, [66]
- Maxim MAXQ
- NEC V850 [67]
- MOS Technology 6502 [68]
- Raptor-16 [69]
- RCA CDP1802 [70]
- RCA Spectra 70 (System/360 compatible in user mode ("problem state"), not compatible in kernel mode ("supervisor state")
- Samsung SAM8
- Signetics 2650 [71]* Ubicom IP2000
- STMicroelectronics ST10
- Texas Instruments TMS320 series
- UNIVAC 1100/2200 series
- XMOS XCore, [72]
- Xtensa [73]
See also
References
- ^ The Am2900 Family Data Book, by AMD
- ^ Evaluating and Programming the 29K RISC Family, AMD
- ^ ARM Thumb
- ^ ARM DSP
- ^ ARM Thumb-2
- ^ ARM TrustZone
- ^ ARM SIMD
- ^ ARM - NEON media acceleration technology
- ^ AVR
- ^ "AVR32 Architecture Document", Atmel.
- ^ MMIX
- ^ SH-Microcomputer User's Manual (Renesas)
- ^ SuperH (SH) 64-Bit RISC Series (SuperH).
- ^ http://www.renesas.com/fmwk.jsp?cnt=sh_cpu_child.htm&fp=/products/mpumcu/superh_family/child_folder/&title=Architecture
- ^ SH-4 32-bit CPU Core Architecture
- ^ SuperH 64 bit RISC Series Architecture Manual (SuperH, Inc.)
- ^ H8/300
- ^ H8/500 Series Programming Manual (Hitachi M21T001)
- ^ Instruction set reference for 6809/6309 (PDF) By Chris Lomont
- ^ 8080a
- ^ 8085a
- ^ 8021
- ^ 8022
- ^ 8041
- ^ 8048
- ^ i860 Microprocessor Programmer's Reference Manual or i860 Microprocessor Architecture
- ^ i860 Microprocessor Datasheet
- ^ IA-64 Architecture Handbook
- ^ Yasm User Manual - Execution Modes and Extensions, Chapter 18. x86 Architecture
- ^ "Infineon C166 and Instruction Set Manual", Infineon
- ^ "Infineon C500 Architecture and Instruction Set", Infineon
- ^ [1]
- ^ 6800 MICROPROCESSOR Instruction Set Summary (April 1985)
- ^ 6801/68701 Single-Chip MICROCOMPUTER Instruction Set Summary (April 1985)
- ^ 6805 MICROPROCESSOR Instruction Set Summary (April 1985)
- ^ 6809 MICROPROCESSOR Instruction Set Summary (April 1985)
- ^ http://www.textfiles.com/programming/CARDS/68000
- ^ http://www.textfiles.com/programming/CARDS/68010
- ^ DSP56800 Family Manual
- ^ Section 29. Instruction Set
- ^ a b c Instruction set: PIC
- ^ dsPIC30F Programmer’s Reference Manual
- ^ MIPS IV Instruction set
- ^ D10V Architecture: A VLIW Microprocessor for Multimedia Applications (Mitsubishi Electric Corp.)
- ^ D30V Architecture: A VLIW Microprocessor for Multimedia Applications (Mitsubishi Electric Corp.
- ^ NSC800 MICROPROCESSOR Instruction Set Summary (April 1985)
- ^ NS16032 MICROPROCESSOR Instruction Set Summary (July 1985)
- ^ NS32016 MICROPROCESSOR Instruction Set Summary (July 1985)
- ^ NS32032 MICROPROCESSOR Instruction Set Summary (July 1985)
- ^ Renesas M16C
- ^ Renesas M32C
- ^ Renease M32R
- ^ The Sparc Architecture Manual
- ^ 9900 MICROPROCESSOR Instruction Set Summary
- ^ 9940 MICROPROCESSOR Instruction Set Summary
- ^ 9980 MICROPROCESSOR Instruction Set Summary
- ^ MSP430 User's Manual, document slau049d, Texas Instrument, Inc
- ^ "Xilinx UG129 PicoBlaze 8-bit Embedded Microcontroller User Guide, Chapter 3, PicoBlaze Instruction Set", Xilinx
- ^ Z80 MICROPROCESSOR Instruction Set Summary (April 1985)
- ^ Z8601/02/03/11/12/13 Single-Chip MICROCOMPUTER Instruction Set Summary (April 1985)
- ^ Z8001/Z8002 MICROPROCESSOR Instruction Set Summary
- ^ ARC Programmers Reference Manual, ARC International
- ^ Sailer, Philip M.; Kaeli, David R.. The DLX Instruction Set Architecture Handbook. Morgan Kaufmann. ISBN 1-55860-371-9.
- ^ "The Clipper processor: instruction set architecture and implementation"
- ^ SPO256 - Speech processor
- ^ INMOS Transputer
- ^ NEC V850 Family 32-/16-Bit single-Chip Microcontroller Architecture Manual from NEC. Ltd
- ^ 6502 MICROPROCESSOR Instruction Set Summary
- ^ Raptor-16
- ^ CDP1802 COSMAC Microprocessor Instruction Set Summary (April 1985)
- ^ 2650 MICROPROCESSOR Instruction Set Summary
- ^ "XMOS XS1 Instruction Set Architecture"
- ^ Xtensa Instruction Set Architecture (ISA) Reference Manual.