Jump to content

VHDL-VITAL

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by Rlink2 (talk | contribs) at 20:03, 16 April 2022 (top: Archiving dead bare references). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

In computer chip design and manufacture VHDL-VITAL or simply VITAL, VHDL Initiative Towards ASIC Libraries, refers to the IEEE Standard 1076.4 Timing.[1]

References

  1. ^ "VHDL - VITAL". www.vhdl.renerta.com. Archived from the original on 2011-10-22.