VHDL-VITAL
VHDL-VITAL or simply VITAL, VHDL Initiative Towards ASIC Libraries, refers to the IEEE Standard 1076.4 Timing.[1]
This is an old revision of this page, as edited by Polytope4d (talk | contribs) at 06:21, 23 November 2018 (added link). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
VHDL-VITAL or simply VITAL, VHDL Initiative Towards ASIC Libraries, refers to the IEEE Standard 1076.4 Timing.[1]
| Concepts | |||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|
| Languages | |||||||||||
| Companies | |||||||||||
| Products |
| ||||||||||