Jump to content

Tick–tock model: Difference between revisions

From Wikipedia, the free encyclopedia
Browse history interactively
← Previous editNext edit →
Content deleted Content added
VisualWikitext
MrCrackers (talk | contribs)
328 edits
Remove outdated Skymont codename.
Line 159: Line 159:
| Die shrink
| Die shrink
| rowspan="2" | [[10 nanometer|10 nm]]<ref name="NewRoadmap">http://hexus.net/tech/news/cpu/39381-intel-currently-developing-14nm-aiming-towards-5nm-chips/</ref>
| rowspan="2" | [[10 nanometer|10 nm]]<ref name="NewRoadmap">http://hexus.net/tech/news/cpu/39381-intel-currently-developing-14nm-aiming-towards-5nm-chips/</ref>
| [[Cannonlake|Cannonlake]]
| [[Skymont (microarchitecture)|Skymont]]<ref name="BroadwellSA">[http://semiaccurate.com/2011/03/31/after-intels-haswell-comes-broadwell-sk/ After Intel's Haswell comes Broadwell - SemiAccurate]</ref>
| 2016
| 2016
|
|

Revision as of 13:40, 31 July 2013

"Tick-Tock" is a model adopted by chip manufacturer Intel Corporation since 2007 to follow every microarchitectural change with a die shrink of the process technology. Every "tick" is a shrinking of process technology of the previous microarchitecture and every "tock" is a new microarchitecture.[1] Every year, there is expected to be one tick or tock.[1]

Roadmap

Architectural change Fabrication process Microarchitecture Codenames Release date Processors
8P/4P Server 4P/2P Server/WS Enthusiast/WS Desktop Mobile Marketing names
Tick Die shrink 65 nm P6, NetBurst Presler, Cedar Mill, Yonah January 5, 2006 Presler Cedar Mill Yonah
Tock New microarchitecture Core Merom[2] July 27, 2006[3] Tigerton Woodcrest
Clovertown 		Kentsfield Conroe Merom
Tick Die shrink 45 nm Penryn November 11, 2007[4] Dunnington Harpertown Yorkfield Wolfdale Penryn
Tock New microarchitecture Nehalem Nehalem November 17, 2008[5] Beckton Gainestown Bloomfield Lynnfield Clarksfield
Tick Die shrink 32 nm Westmere January 4, 2010[6][7] Westmere-EX Westmere-EP Gulftown Clarkdale Arrandale
Tock New microarchitecture Sandy Bridge Sandy Bridge January 9, 2011[8] (Skipped)[9] Sandy Bridge-EP Sandy Bridge-E Sandy Bridge Sandy Bridge-M
Tick Die shrink 22 nm Ivy Bridge April 29, 2012 Ivy Bridge-EX[10] Ivy Bridge-EP[10] Ivy Bridge-E[11] Ivy Bridge
Tock New microarchitecture Haswell Haswell June 2, 2013 Haswell-DT[12]
  • Haswell-MB (notebooks)
  • Haswell-LP (ultrabooks)[12]
Tick Die shrink 14 nm[13] Broadwell[14] 2014[6]
Tock New microarchitecture Skylake[14] Skylake[14] 2015
Tick Die shrink 10 nm[15] Cannonlake 2016
Tock New microarchitecture 2017
Tick Die shrink 7 nm[15] 2018
Tock New microarchitecture 2019
Tick Die shrink 5 nm[15] 2020
Tock New microarchitecture 2021
Extended content
Atom Roadmap[16]
Fabrication process Microarchitecture Release date Processors/SoCs
MID, smartphone, tablet Nettop, netbook Embedded Server CE
45 nm Bonnell April 2008 Silverthorne
Lincroft 		Diamondville
Pineview 		Tunnel Creek
Stellarton 		- Sodaville
Groveland
32 nm Saltwell November 2011 Penwell
Cloverview 		Cedarview ? Centerton Berryville
22 nm Silvermont 2013 Valleyview Un­known Rangeley Avoton Un­known
14 nm[16] Airmont 2014 Cherryview[citation needed] Un­known Un­known Denverton Un­known


See also

References

  1. ^ a b Intel Tick-Tock Model
  2. ^ http://news.cnet.com/8301-13924_3-10160673-64.html
  3. ^ Intel CEO: Latest Platforms, Processors Form New Foundations For Digital Entertainment And Wireless Computing, Intel Unveils World's Best Processor
  4. ^ Intel Unveils 16 Next-Generation Processors, Including First Notebook Chips Built on 45nm Technology
  5. ^ Intel Launches Fastest Processor on the Planet
  6. ^ a b http://download.intel.com/pressroom/kits/32nm/westmere/Mark_Bohr_32nm.pdf
  7. ^ Revolutionizing How We Use Technology—Today and Beyond
  8. ^ Intel Sandy Bridge chip coming January 5
  9. ^ Intel Ivy Bridge CPU Range Complete by Next Year
  10. ^ a b http://vr-zone.com/articles/ivy-bridge-ep-and-ex-coming-up-in-a-year-s-time--the-multi-socket-platform-heaven/15488.html
  11. ^ Ivy Bridge-E Delayed Until Second Half of 2013
  12. ^ a b http://technewspedia.com/leaked-specifications-of-haswell-gt1gt2gt3-igp
  13. ^ http://download.intel.com/newsroom/kits/22nm/pdfs/22nm-Details_Presentation.pdf
  14. ^ a b c Cite error: The named reference BroadwellSA was invoked but never defined (see the help page).
  15. ^ a b c http://hexus.net/tech/news/cpu/39381-intel-currently-developing-14nm-aiming-towards-5nm-chips/
  16. ^ a b "Intel's Silvermont Architecture Revealed: Getting Serious About Mobile". AnandTech.
Stub icon

This computing article is a stub. You can help Wikipedia by expanding it.

Retrieved from "https://en.wikipedia.org/w/index.php?title=Tick–tock_model&oldid=566575551"